


# Lecture 15

- Advanced Technology Platforms
  - Background and Trends
  - State-of-the-Art CMOS Platforms

**Reading:** multiple research articles (reference list at the end of this lecture)

# Technology and Applications




Source: 2007 ITRS Winter Public Conf.

4

# Evolution of the Mainstream Computing Media

Mixi's (Japan's Leading Social Network) Monthly Page Views,  
Mobile vs. PC, CQ2:06-CQ4:10



Note: Mixi is one of Japan's leading social networking sites on PC and mobile with 20MM registered users as of 12/31/10. It monetizes mobile usage via sales of avatars, customized homepages and other premium services.


Source: Company reports, Naoshi Nema, Morgan Stanley Research

<http://www.slideshare.net/kleinerperkins/kpcb-top-10-mobile-trends-feb-2011>

# Microarchitecture Trends


## PC/Server:

Source: Intel



## Mobile:


Source: ARM



# State-of-the-Art MPUs

<u>Server:</u>	<u>PC:</u>	Processor	Architecture	Technology	Foundry	Frequency
		Xeon E5	Ivy Bridge	22nm TriGate	Intel	2.5-3.6 GHz
		Core i7				1.8-3.0 GHz
		Opteron 4200	Piledriver	32nm PDSOI	Global-foundries	1.8-3.3 GHz
		FX-8350				2.9-4.2 GHz
<u>Mobile:</u>       	A6	ARMv7	32nm	Samsung	1.3 GHz	
	A7	ARMv8a	28nm	Samsung	1.8 GHz	
	Tegra 4	Cortex A15	28nm HPL	TSMC		
	Tegra 4i	Cortex A9	32nm LP	Samsung	1.7 GHz	
	Snapdragon 800	Krait 400	28nm LP	TSMC	1.9 GHz	
	Snapdragon 600	Krait 300	28nm HPM	TSMC	2.3 GHz	
	Exynos 5 Octa (5410)	Cortex A15	28nm LP	Samsung	1.8 GHz	
	Exynos 4 Quad (4412)	Cortex A7	32nm LP	Samsung	1.6 GHz	

# Mobile MPU/SoC Technology Trends




Definition	HP	HPL	HPM	LP
Applications	High Performance	High-Perf Low-Leakage	High-Perf Mobile	Low Power
Geometry	High-perf CPUs, GPUs, NPUs, FPGAs	Mobile & fixed embedded processors	Mobile embedded processors	Mobile embedded processors
Substrate	28nm	28nm	28nm	28nm
Gate Type	Bulk Si	Bulk Si	Bulk Si	Bulk Si
Gate Process	HKMG	HKMG	HKMG	Poly/SiON
Core Voltage	Gate-last	Gate-last	Gate-last	Gate-first
Transistor $V_t$	0.85V	1.0V	0.9V	1.05V
Performance	4 options	4 options	5 options	2 options
Leakage	High	Medium	Highest	Lowest
Example Customers	Altera, NetLogic	Xilinx	Undisclosed	Unimproved Altera, Qualcomm
Risk Production	4Q10	1Q11	4Q11	3Q10
Full Production	3Q11*	4Q11*	3Q12*	2Q11*

Source: TSMC (2012)


- Technology (more than  $V_{TH}$ ) varies for different applications, because of performance specifications and cost purposes.
- Due to the process complexity and transistor structural change, future technology nodes will likely introduce small variations for different applications.

# 90nm Platforms

## NMOS XTEM




## PMOS XTEM




## Process Flow

- Shallow Trench Isolation
- Wells & VT Adjust Implants
- Gate Oxide & Poly Patterning
- Tip / Halo Implants & Spacer Formation
- Si Recess Etch & SiGe S/D Epi Deposition
- Source Drain Formation & Salicidation

## Short Channel Effect




## $I_{OFF}$ vs. $I_{ON}$ plots




- **Structure:** planar bulk
- **Strained-Si technology:** eSiGe for PMOS; sCESL for NMOS
- $V_{DD} = 1.2V$ ;  $L_{g,NMOS} = 45nm$ ;  $L_{g,PMOS} = 50nm$

# 65nm Platforms



NMOS XTEM




PMOS XTEM



Mobility Enhancement




Layout Dependent Stress




- $L_g = 35\text{nm}$
- Dual-Poly/SiON process

Delay vs. Tech. Gen.




Architecture Innovation




# 45nm Platforms


NMOS XTEM




PMOS XTEM




TCAD Simulation of PMOS  $S_{xx}$



$I_{OFF}$  vs.  $I_{ON}$  plots




Perf. Improvement over 65nm



Component	Benefit
PMOS Idsat	+13
PMOS Idlin	+18
NMOS Idsat	+3
NMOS Idlin	+2
Cjunction	+2
Cgate/Cov	-8%
Voltage Scaling	-7%
Total	+23%

Tensile Contact & Compressive Gate Stress on NMOS



- Strained-Si technology: eSiGe for PMOS; SMT for NMOS
- High- $\kappa$  First + Metal Gate Last
- $V_{DD} = 1.0V$ ;  $L_{g,HP} = 35nm$ ;  $L_{g,LP} = 45nm$

11/24/2013



Nuo Xu

EE 290D, Fall 2013

C. Auth, VLSI-T (2008)  
C.-H. Jan, IEDM (2008)



# 32nm Platforms

XTEMs



- Gate pitch scaling can continue for some generations...

$I_{OFF}$  vs.  $I_{dlin}$  plots



- Raised Source/Drain
- High-κ + Metal Gate Last
- $L_{g,HP} = 36\text{nm}$ , the performance benefit by reducing  $L_g$  stops from this node.

11/24/2013

Nuo Xu


EE 290D, Fall 2013

P. Packan, IEDM (2009)


10

# 28nm Foundry Platforms


## Process Flow




## PMOS XTEM




## $I_{OFF}$ vs. $I_{ON}$ plots



## 6T SRAM SEM




## SNM & $V_{DDmin}$




- Poly Si/SiON gate stack  
→  $EOT_{elec} = 1.93\text{nm}$
- tCESL+SMT for NMOS;  
eSiGe for PMOS
- $V_{DD} = 1.0/0.7\text{V}$
- Cu/Ultra Low- $\kappa$  (2.5)/11 MLs  
for BEOL
- w/o HKMG → Low Cost +  
High Yield

# 28nm Foundry Platforms (Cont'd)




# 20nm Bulk Platform


NMOS XTEM



PMOS XTEM




Double-Patterning enabled Pitch Scaling



Design	28LP	20LPM
Lgate (nm)	30	20
Contacted Poly Pitch (CPP)	114	86
Gate Contact pitch (nm)	86	
Active Contact Pitch (nm)	114	86
N+/P+ (nm)	70	52
V0 pitch (nm)	NA	84
M1 (nm)	90	64
standard library cell size	1X	0.55X

$I_{OFF}$  vs.  $I_{EFF}$  plots




Technology Flavors

	Core SG				
	HVT	RV	LVT	sLVT	uLVT
Vdd (V)				0.9	
Ldesign (nm)	34			20	
CPP (nm)	100			86	
$I_{OFF}$ (nA/um)	0.07	0.6	6	60	200



	IO EG		
Vdd (V)	1.2V	1.5V	1.8V
Lgate (nm)	70	100	150
CPP (nm)	170	200	270
$I_{OFF}$ (nA/um)	6/2	0.13/0.075	0.013/0.003

SRAM SNM



- High-k + Metal Gate Last
- Strain: eSiGe for PMOS, no stressors for NMOS
- Speed Improvement: 30% faster for LP, 15% faster for HP than 28nm node


# 28nm UTBB FDSOI Platform




- 12nm-Si/25nm-BOX SOI wafer; Final  $t_{\text{SOI}}=7\text{nm}$
- HKMG First,  $T_{\text{inv}}=1.5(1.65)\text{nm}$
- Doped GP, causing a splitting of 2  $V_{\text{TH}}$  (RVT, LVT); Dynamic  $V_{\text{TH}}$  by FBB/RBB?
- No HALO doping
- N(P)MOS:  $I_{\text{ON}}=1070(610)\text{uA}/\text{um}$ ;  $I_{\text{OFF}}=16(30)\text{nA}/\text{um}$   
 $DIBL=90-95\text{mV}$ ;  $SS=85-90\text{mV}/\text{dec}$  @1V  $V_{\text{DD}}$

# 28nm UTBB FDSOI Platform (Cont'd)

## 6T SRAM cell




## Static Noise Margin & $V_{DD,min}$



- SRAM  $V_{DD,min}$  improves by 0.1V
- SRAM read speed largely improved: same leakage, 2x faster!

## $I_{leak}$ vs. $I_{read}$ for SRAM cells



N. Planes, VLSI-T (2012)

11/24/2013


**NovaThor**  
BY ST-ERICSSON

Source: Wikipedia


Model Number	Semiconductor technology	CPU Instruction Set	CPU	GPU	Memory Technology	Wireless Radio Technologies	Availability
Nova A9500 <sup>[16]</sup>	45 nm	ARMv7	1.2 GHz Dual-core ARM Cortex-A9	ARM Mali 400 MP	LP-DDR2	None	2011
NovaThor L9540 <sup>[22]</sup>	32 nm	ARMv7	1.85 GHz Dual-core ARM Cortex-A9	PowerVR SGX 544	Dual-channel LP-DDR2	LTE FDD/TDD, HSPA+, TD-SCDMA, EDGE (external Thor M7400 modem)	Cancelled
NovaThor L8540 <sup>[23]</sup>	28 nm	ARMv7	1.85 GHz Dual-core ARM Cortex-A9	PowerVR SGX 544 @ 500 MHz <sup>[24]</sup>	Dual-channel LP-DDR2	LTE FDD/TDD, HSPA+, TD-SCDMA, EDGE (integrated modem)	Cancelled
NovaThor L8580 (eQuad <sup>+</sup> ) <sup>[25]</sup>	28 nm FD-SOI	ARMv7	2.5-3.0GHz Quad-core ARM Cortex-A9	PowerVR SGX 544 @ 600 MHz	Dual-channel LP-DDR2	LTE FDD/TDD, HSPA+, TD-SCDMA, EDGE (integrated modem)	15 Cancelled

# 20nm UTBB FDSOI?


## 20nm FD process wrt 20nm bulk process



## Chemical analysis of 20nm FD-PFET



## NFET and PFET Current Enhancement




- **20nm FDSOI development goal:** **30%** performance boost over bulk reference  
This comes from: 8-12% parasite capacitance; 4-6% SS and 8-10%  $I_{EFF}$  improvement.
- **Biggest difference compared to ST's 28nm FD:**
  - **Low  $V_{TH}$  FDSOI-PFET uses 27%Ge-SiGe channel**, (epi SiGe on top of SOI, then oxidize) → a  $V_{TH}$  lowering of 200mV can be achieved.
  - BOX thickness reduces from 25nm to 20nm.
  - NFET: in-situ P-doped S&D;
  - No LDD, pocket, HALO, HDD implants used

M. Haond, Int SOI Conf. (2012)


# 22nm FinFET Platforms

Intel 22nm Tri-Gate




- $L_g=30\text{nm}$
- CPP 90nm
- Bulk Si substrate
- Fin aspect ratio: 2:1
- HKMG Last

IBM 22nm FinFET



- $L_g=25\text{nm}$
- CPP 100nm
- Gate Pit. 80-100nm
- SOI substrate
- Fin aspect ratio: 2.3:1
- HKMG First

TSMC 22nm FinFET



$$W_{eff} = 2 \times Fin\_H + Fin\_W$$

- $L_g=25\text{nm}$
- Bulk Si substrate
- Fin aspect ratio: <2:1
- HKMG Last ?

C. Auth, VLSI (2012)

V.S. Basker, VLSI (2010)

C.C. Wu, IEDM (2010)


# 22nm FinFET Performance

@ $I_{OFF}$  of 100nA/ $\mu m$


## Intel 22nm Tri-Gate

VLSI 2012

### NMOS




### PMOS



N: 1.26mA/ $\mu m$  @ 0.8V  $V_{DD}$   
P: 1.10mA/ $\mu m$


## IBM 22nm FinFET

VLSI 2010




## TSMC 22nm FinFET


IEDM 2009



## VLSI 2011



## IEDM 2010




N: 1.2mA/ $\mu m$  @ 1V  $V_{DD}$   
P: 950uA/ $\mu m$

N: 1.2mA/ $\mu m$  @ 1V  $V_{DD}$   
P: 1.1mA/ $\mu m$

# 22nm Bulk FinFET: to Probe Further

## Technology Flavors


Transistor Type	High Speed Logic		Low Power Logic		High Voltage	
Options	High Performance (HP)	Standard Perf./Power (SP)	Low Power (LP)	Ultra Low Power (ULP)	1.8 V	3.3 V
Vdd (Volt)	0.75 / 1	0.75 / 1	0.75 / 1	0.75/1.2	1.5/1.8/3.3	3.3 / >5
Gate Pitch (nm)	90	90	90	108	min. 180	min. 450
Lgate (nm)	30	34	34	40	min. 80	min. 280
N/PMSM Idsat/Ioff (mA/um)	1.08 / 0.91 @ 0.75 V, 100 nA/um	0.71 / 0.59 @ 0.75 V, 1 nA/um	0.41 / 0.37 @ 0.75 V	0.35 / 0.33 @ 0.75 V	0.92 / 0.8 @ 1.8 V	1.0 / 0.85 @ 3.3 V
				30 pA/um	15 pA/um	10 pA/um




I/O Devices

- Almost idea electrostatics: N(P) FET
  - DIBL=46(50) mV/V;
  - SS=69(72) mV/dec; @0.8V  $V_{DD}$
- Threshold voltage engineering by tuning  $L_g$  + doping
- 193nm Immersion litho. to achieve 8nm Fin width, corner rounding (**3.5nm radius**)
- 5<sup>th</sup>-gen strained-Si tech:  $\text{Si}_{0.5}\text{Ge}_{0.5}$  S/D + Gate-Last for PFET; “some technique” for NFET
- Misalignment at CESL to form contacts; contact wrap around the fin
- 9-layer Cu interconnect; MIM introduced between M8 & M9


## NMOS PBTI Improvement





## Short-Channel Effect




## Misaligned-Contacts to avoid Gate/SD Shorting



# Improvement over 32nm Planar Platforms



## SRAM Power & Intrinsic Gain Improvement



- As compared to precedent planar platforms, most of the performance enhancement comes from electrostatics improvement!

C.-H. Jan, IEDM (2012)  
K. Kuhn, IEDM (2012)

# References

1. (Intel 90nm) K. Mistry *et al.*, “[Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology](#),” *Symposium on VLSI Technology Dig.*, pp.50-51, 2004.
2. (Intel 65nm) S. Tyagi *et al.*, “[An Advanced Low Power, High Performance, Strained Channel 65nm Technology](#),” *IEEE International Electron Devices Meeting Tech. Dig.*, pp.1070-1072, 2005.
3. (Intel 45nm) C. Auth *et al.*, “[45nm High-k+Metal Gate Strain-Enhanced Transistors](#),” *Symposium on VLSI Technology Dig.*, pp.128-129, 2008.
4. (Intel 32nm) P. Packan *et al.*, “[High Performance 32nm Logic Technology Featuring 2<sup>nd</sup> Generation High-k + Metal Gate Transistors](#),” *IEEE International Electron Devices Meeting Tech. Dig.*, pp. 659-662, 2009.
5. (UMC 28nm) C.W. Liang *et al.*, “[A 28nm Poly/SiON CMOS Technology for Low Power SoC Applications](#),” *Symposium on VLSI Technology Dig.*, pp.38-39, 2011.
6. (TSMC 28nm) S.-Y. Wu *et al.*, “[A Highly Manufacturable 28nm CMOS Low Power Platform Technology with Fully Functional 64Mb SRAM Using Dual/Triple Gate Oxide Process](#),” *Symposium on VLSI Technology Digest*, pp.210-211, 2009.
7. (IBM 20nm Bulk) H. Shang *et al.*, “[High Performance Bulk Planar 20nm CMOS Technology for Low Power Mobile Applications](#),” *Symposium on VLSI Technology Digest*, pp. 129-130, 2012.
8. (ST 28nm FDSOI) N. Planes *et al.*, “[28nm FDSOI Technology Platform for High-Speed Low-Voltage Digital Applications](#),” *Symp. VLSI Tech. Dig.*, pp. 133-134, 2012.
9. (ST 20nm FDSOI) M. Haond *et al.*, “[20 nm FDSOI Process and Design Platforms for High Performance/Low Power Systems on Chip](#),” *IEEE International SOI Conference*, 2012.
10. (Intel 22nm Fin) C. Auth *et al.*, “[A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors](#),” *Symposium on VLSI Technology Dig.*, pp. 131-132, 2012.

# References

11. C.-H. Jan *et al.*, “A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.44-47, 2012.
12. K. Kuhn *et al.*, “The Ultimate CMOS Device and Beyond,” *IEEE International Electron Device Meeting Tech. Dig.*, pp. 171-174, 2012.
13. (IBM 22nm Fin) V.S. Basker *et al.*, “A 0.063um<sup>2</sup> FinFET SRAM Cell Demonstration with Conventional Lithography using a Novel Integration Scheme with Aggressively Scaled Fin and Gate Pitch,” *Symposium on VLSI Technology Dig.*, pp.19-20, 2010.
14. (TSMC 22nm Fin) C.C. Wu *et al.*, “High Performance 22/20nm FinFET CMOS Devices with Advanced High-k/Metal Gate Scheme,” *IEEE International Electron Device Meeting Tech. Dig.*, pp.600-603, 2010.