

Lecture 16


- Advanced Technologies on Analog/RF Circuits
 - Analog/RF MOSFET Metrics and Challenges
 - Thin-Body MOSFETs for Analog/RF Applications

Reading:

- M. Fulde, “Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies,” Springer, 2010.
- multiple research articles (reference list at the end of this lecture)

RF Technology: Not Dictated by Si CMOS!


Source: ITRS (2011)



- For extremely high-frequency and high-power (e.g. PA) applications, SiGe BJT has performance advantage over RF MOSFETs, due to its
 - Larger transconductance (G_m) as well as G_m/I_d
 - Higher power density


Mobile System Structure

F. Arnaud, IEDM SC (2012)




IEDM 2012, Circuit & Technology Interaction Short Course, San Francisco, CA

System on Chip (SoC)



- **SoC: system integration onto a single IC die**
→ higher performance, lower cost
- Preferred to be implemented by LSTP technology, due to:
 - ✓ Low power (good for battery-supported mobile devices)
 - ✓ Low noise
 - ✓ High V_{DD} (easier design for RF/Analog circuits)
 - ✗ Limited performance (digital clk frequency, f_T & f_{MAX})

RF RX Front-End Requirement




$$FOM_{LNA} = \frac{A_{V0} \cdot I_{IP3}}{(NF - 1) \cdot P} \propto \frac{f_{MAX} G_m R_{out}}{NF_{min} V_{DD}}$$

To synchronize communications

$$FOM_{PLL} = \frac{f^2}{\Delta f^2} \frac{1}{S(f) \cdot P} \propto \frac{Q_{LCR}}{V_{DD}}$$


- Continued CMOS technology scaling worsens SCE, variability, parasitic components, and noise
→ Negatively impacts critical RF performance parameters
- Circuit techniques are used to mitigate these effects
e.g. negative capacitance, injection locking...



Analog-to-Digital Converter (ADC)





Requirement

Comparator-based:
small mismatch




ADC Type	Resolution	Speed	Power Consumption
Flash	low	ultra-high	high
SAR	low	moderate	ultra-low
Pipeline	moderate	high	low
$\Sigma\Delta$	high	low	high

OPA-based:
small mismatch
high gain (>40dB)




- CMOS scaling → larger DIBL → lower gain
 - V_{DD} reduction → smaller V_{GT} → larger mismatch
- High-resolution ADCs are extremely challenging!

Analog/RF Technology Metrics and Challenges



A. Matsuzawa, IEDM (2012)

Performance Degradation in Bulk MOSFETs





G. Dambrine, EDL (2003)

- More complicated, cross-related metrics than digital technology
- Traditionally, CMOS technology scaling is driven by digital logic
→ not fully optimized for RF/analog
→ More performance degradation is expected as scaling the gate length and V_{DD}


Analog/RF “Flavored” MOSFETs

- Only a trick to maintain some analog/RF performances

Asymmetric S/D MOSFETs



T. Hook, TED (2002)





J.P. Kim, TED (2007)

- Asymmetric S/D MOSFET can be co-fabricated with conventional digital MOSFET except for that its drain is more lightly doped than its source, for
 - Improved electrostatics ($\uparrow R_{\text{out}}$ & A_{v0})
 - Improved mobility ($\uparrow G_m$)
 - Reduced Miller capacitance C_{GD} ($\uparrow f_T$)



FinFET in Analog/RF Design

- Layout is similar to that of conventional MOSFET, except that the channel width is quantized:



- FinFET Source/Drain can be merged with SEG.

Poly Si
 SOI
 Epi Si
 SiN
 Silicide
 SiO₂



$$C_{fin} \left\{ \begin{array}{l} C_{of} \\ C_{if} \\ C_{epi} \\ C_{ov} \end{array} \right.$$

$$\begin{aligned} C_{gs} &= C_{tb} + C_{fin} * 2 * H_{fin} \\ C_{tb} &= C_{f-top} + C_{f-bottom} + C_{epiV} \\ C_{fin} &= C_{ov} + C_{of} + C_{if} + C_{epi} \end{aligned}$$



$$C_{tb} \left\{ \begin{array}{l} C_{f-top} \\ C_{epiV} \\ C_{f-bottom} \end{array} \right.$$

$C_{f-top/bottom}$: extracted from TCAD
 C_{ov}, C_{of}, C_{if} : same as in planar
 C_{epi}, C_{epiV} : parallel plate capacitors

Poly Si
 Epi Si
 Silicide

M. Guillorn, VLSI-T (2008)

Intrinsic Gain (A_{V0})



$$A_{V0} = \frac{G_m}{G_{ds}}$$

define


$$\frac{G_m}{I_{ds}} = \frac{2}{V_{gs} - V_{TH}} \quad \text{above threshold}$$

$$\frac{G_m}{I_{ds}} = \frac{1}{m kT/q} \quad \text{below threshold}$$

so that

$$A_{V0} = \frac{G_m}{I_{ds}} \cdot V_{EA}$$


FD-SOI vs. Bulk




C. Fenouillet, IEDM (2009)

- MOSFET intrinsic gain degrades as decreasing gate length, mainly resulted from the worsening electrostatics (DIBL, SCE).
- Thin-body MOSFETs can achieve significantly higher gain than planar-bulk MOSFETs, due to their superior electrostatic integrity and higher carrier mobilities.

FinFET Intrinsic Gain



P. Wambacq, TCS (2007)



T. Chiarella, SSE (2010)

- FinFET shows over 20 dB gain increase over planar MOSFETs.
- SOI FinFET (with no well doping) outperforms bulk FinFET (with retrograde well doping).


f_T and f_{MAX}

Cut-off Frequency:
(defined as the f when short-circuit current gain is unity)


$$f_t \approx \frac{g_m}{2\pi C_{gin} \sqrt{1 + 2 \frac{C_{Miller}}{C_{gin}}}} = \frac{f_c}{\sqrt{1 + 2 \frac{C_{Miller}}{C_{gin}}}}$$

Maximum Oscillation Frequency:
(defined as the f when device power gain is unity)

$$f_{max} \approx \frac{g_m}{2\pi C_{gin}} \frac{1}{2\sqrt{(R_g + R_s + R_i) \left(g_d + g_m \frac{C_{Miller}}{C_{gin}} \right)}}$$




K. Kuhn, VLSI-T (2004)





FinFET f_T and f_{MAX}

FinFET vs. Planar FET



Impact of Fin pitch & S/D Epi Thickness




T. Ohguro, VLSI-T (2012)

- FinFET has lower f_T than planar bulk MOSFET 😞
- Fin pitch, aspect-ratio and epi-S/D engineering can help to reduce the parasitic capacitance to be smaller.

Linearity

Output Waveform Distortions



define

$$\text{VIP}_2 = 4 \frac{g_m}{g_{m2}}$$


$$\text{VIP}_3 = \sqrt{24 \frac{g_m}{g_{m3}}}$$

where

$$g_{m2} = \frac{\partial^2 I_D}{\partial V_{gs}^2}$$

$$g_{m3} = \frac{\partial^3 I_D}{\partial V_{gs}^3}$$

Planar LSTP Technology




M.-T. Yang, VLSI-T (2011)

- The nonlinear products caused by n^{th} order distortion appearing at n times the frequency of the input (base) tone.
- Related to MOSFET G_m degradation slope.


FinFET Linearity

Planar Bulk vs. FinFET



V. Subramanian, IEDM (2005)


V_{IP3} dependence on Fin Width



M. Fulde, Springer Series in Adv. Microelec. (2010)

- FinFET has comparable V_{IP3} as planar bulk MOSFET.
- Sensitivity of V_{IP3} to device parameter variations can be reduced by using multiple fin widths (self-cascode) to achieve a broader maximum.


Low-Frequency Noise (LFN)



- Origins: carrier concentration and mobility fluctuations induced by traps
- Impacts: causing instability issues in quasi-static circuits (e.g. SRAM) and correlating to high-frequency noise.

Thin-Body MOSFET's LFN


UTBB FDSOI LFN vs. BB



N. Xu, VLSI-T (2012)

- With FBB, the inversion layer channel moves away from the top high- κ interface and E_\perp is reduced, resulting better LFN.


FinFET LFN vs. W_{Fin}




T. Ohguro, VLSI-T (2012)

- FinFET has lower LFN compared to the planar bulk MOSFET, due to the reduced E_\perp .

Minimum Noise Figure (NF_{min})




M.-T. Yang, VLSI-T (2011)



M. Badaroglu, IEDM Tutorial (2012)


- A measure of the degradation of SNR, defined as: $NF = \log_{10} \left(\frac{SNR_{IN}}{SNR_{OUT}} \right)$
- Minimizing the Miller capacitance is the key to achieve low NF_{min} in FinFETs.

MOS Varactors




M.-T. Yang, VLSI-T (2011)

- Mainly for VCO,PLL applications
- Capacitive tuning ratio and voltage swing are two major metrics
- Large $R_{S/D}$ limits the quality factor (Q).
→ Use wide (quasi-planar) fins for VCO



P. Wambacq, TED (2007)


FinFET-based LNA Example




- FinFET-based LNA has degraded NF compared to planar bulk MOSFET based designs, irrespective of inductor integration scheme.

FDSOI-based LNA Example

Narrowband



Broadband



@ $V_{gs} = 0.75V$; $V_{ds} = 1.0V$



	Center Frequency	Band-width	IIP3 (dBm)	NF (dB)	Gain (dB)
Broadband	3.1 GHz	31%	15.4	2.8-3.0	7.6-4.5
Narrowband	7.5 GHz	67%	12.8	1.3-1.7	9.5-6.5

A. Mattamana, Si RF Sys. (2006)

- FD-SOI MOSFET-based LNA shows good performance.

FinFET-based OPA Example

Operational Amplifier Circuit Diagram



M. Fulde, *Springer Series in Adv. Microelec.* (2010)

- FinFET has higher open-loop gain (by ~20 dB)
- However, gain is lower at higher frequencies due to large $R_{S/D}$.

References

1. A. Cicalini *et al.*, “A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor,” *ISSCC Digest of Technical Papers*, pp. 368-370, 2011.
2. A. Matsuzawa, “Analog and RF circuits design and future devices interaction,” *IEDM Technical Digest*, pp. 331-334, 2012.
3. J.-P. Raskin *et al.*, “Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization,” *IEEE Transactions on Electron Devices*, vol. 53, pp. 1088-1095, 2006.
4. T. Chiarella *et al.*, “Benchmarking SOI and bulk FinFET alternatives for planar CMOS scaling succession,” *Solid State Electronics*, vol. 54, pp. 855-860, 2010.
5. P. Wambacq *et al.*, “The potential of FinFETs for analog and RF circuit applications,” *IEEE Transactions on Circuits and Systems*, vol. 54, pp. 2541-2551, 2007.
6. T. Ohguro *et al.*, “The optimum device parameters for high RF and Analog/MS performance in planar MOSFET and FinFET,” *Symposium on VLSI Technology*, pp. 149-150, 2012.
7. G. Knoblinger *et al.*, “Evaluation of FinFET RF building blocks,” *IEEE International SOI Conference*, pp. 39-40, 2007.
8. D. Siprak *et al.*, “FinFET RF receiver building blocks operating above 10 GHz,” *Proceedings of the European Solid-State Circuits Research Conference*, 2009.
9. J. Borremans *et al.*, “Perspective of RF design in future planar and FinFET CMOS,” *Radio Frequency Integrated Circuits Symposium*, pp. 75-78, 2008.
10. A. Mattamana *et al.*, “Narrow and broadband low-noise amplifiers at higher frequency using FDSOI CMOS technology,” *Silicon Monolithic Integrated Circuits in RF Systems, Digest of Technical Papers*, 2006.
11. A. Mattamana *et al.*, “X-band receiver module in fully depleted silicon on insulator technology,” *IEEE International SOI Conference*, 2012.
12. M. Badaroglu *et al.*, “Scaling challenges of analog electronics,” *2012 IEDM Tutorial*, 2012.