




90nm node




65nm node



45nm node



32nm node



" real lg scaling slowed since 90nm node " 0.7x scaling

Lecture 2


- Short-Channel MOSFET Electrostatics
 - MOSFET Performance Metrics
 - Short-Channel Effects

Reading:


- Taur & Ning, "Fundamentals of Modern VLSI Devices," Cambridge Univ. Press, 1998.
- multiple research articles (reference list at the end of this lecture)

Simple MOSFET Performance Metrics

Transfer Characteristics



Output Characteristics




: I_{OFF} , I_{ON} , V_{TH} , SS
 (1. const. current definition
 2. Extrapolation)


: V_{EA} , $G_{DS}(\frac{1}{R_{out}})$, $I_{DS} \propto (V_{GS} - V_{TH})^\alpha$

Review of Long Channel MOSFET

- Threshold Voltage (V_{TH})



- Sub-threshold Swing (SS)




Work Func. difference between Metal & Si (Gate)

$$V_{TH} = V_{FB} + 2\phi_F + \frac{Q_{dep}}{C_{ox}}$$

Voltage drop on Si

V_{ox} : voltage drop at C_{ox}




$$SS = \frac{dV_{gs}}{d\log I_d} = \frac{dV_{gs}}{d\phi_s} \cdot \frac{d\phi_s}{d\log I_d}$$

$$\frac{qV_g}{C_{ox} + \frac{q\phi_s}{C_{si}}} \cdot \frac{C_{si} + C_{ox}}{C_{ox}} \cdot \frac{k_B T}{\delta} / 110$$

$$\Rightarrow \frac{k_B T}{\delta} / 110 \cdot (1 + \frac{C_{dep}}{C_{ox}})$$


Short Channel Effect (SCE)

Depletion charge supported by gate



- The smaller L_g is, the greater percentage of depletion charge balanced by the S/D PN junctions

Long Channel:



Short Channel:



- 1st Order Analysis

$$S_{\Delta} = [\sqrt{(r_j + X_d)^2 - X_d^2} - r_j] \cdot X_d / 2$$

$$\frac{\Delta Q_{dep}}{Q_{dep}} = \frac{S_{\Delta,S} + S_{\Delta,D}}{\left(\frac{X_0 + X_S}{2}\right) \cdot L_g} = \frac{\left(\sqrt{1 + \frac{X_d}{r_j}} - 1\right) \cdot r_j}{L_g}$$


Quantitative Derivation of SCE: Yau's Model

- Depletion charge (Q_{dep}) reduction:

$$\Delta Q_{\text{dep}} = r_j \left(\sqrt{1 + 2 \frac{X_d}{r_j}} - 1 \right) \cdot X_d \cdot W \cdot g N_{\text{sub}}$$



- Threshold Voltage Lowering:

$$\Delta V_{\text{TH}} = - \frac{\Delta Q_{\text{dep}}}{C_{\text{ox}} \cdot (W \cdot L_g)} = - \frac{g N_{\text{sub}} X_d r_j \left(\sqrt{1 + 2 \frac{X_d}{r_j}} - 1 \right)}{C_{\text{ox}} \cdot g} \sim L_g^{-1}, X_d, r_j$$



- Yau's model's assumptions:
 - Uses geometry relations instead of solving Poisson's equation
 - Assumes channel potential is linear along lateral (i.e. channel) direction
- "lightly-doped Source/Drain" $r_j \sim 4 \text{ nm}$ for planar bulk

Drain Induced Barrier Lowering (DIBL) - Qualitative



C. Hu, *Modern Semiconductor Devices for Integrated Circuits*, Figure 7-5

In short- L_g MOSFET:

- x- and y- components of the electric field are coupled
→ Drain bias will affect the barrier at source/channel
→ More band bending at given gate bias → V_T decreases

Derivation for DIBL - A Quasi-2D Model


want to get $\phi_s(y)$ vs. V_{DS}
 $E = -\frac{\partial \phi_s}{\partial x}(y)$

Steps:

1. Develop Poisson's equation in the channel region, including x- and y-components.

Gauss' law:

$$-\epsilon_c(y) \cdot X_d \cdot \epsilon_s \cdot W + \epsilon_c(y+dy) \cdot X_d \cdot \epsilon_s \cdot W - \frac{V_g - V_{FB} - \rho_s}{T_{ox}} \cdot \epsilon_{ox} \cdot W \cdot dy = dy \cdot W \cdot X_d \cdot q N_{sub}$$



Boundary Conditions: 1. $\phi_s(0) = V_{bi}$; 2. $\phi_s(L) = V_{bi} + V_{DS}$

2. Solve ϕ_s as a function of position (y)


$$\phi_s(y) = V_{sL} + (V_{bi} + V_{DS} - V_{sL}) \frac{\sinh(y/l)}{\sinh(L/l)} + (V_{bi} - V_{sL}) \frac{\sinh((L-y)/l)}{\sinh(L/l)}$$

3. Calculate the peak of ϕ_s , which corresponds to $V_{TH} = V_g$

$$\left| \frac{\partial \phi_s}{\partial y} = 0 \right.$$

$$V_{sL} = V_{GS} - V_T$$

$$AV_{TH} = V_{DS} \cdot \exp(-\frac{l}{L})$$




→ "screening" length

Scale Length – A Simplified Knob

1. Tells how closely a MOSFET approaches a “short-channel” device.

$$l \equiv \sqrt{\frac{\varepsilon_s T_{ox} X_{d\max}}{\varepsilon_{ox}}} = \sqrt{3 T_{ox} X_{d\max}}$$



→ how a MOSFET is capable to "screen" E-field at its OFF state.


2. Provides the guideline to scale a MOSFET while maintaining its electrostatic integrity.

e.g. for Planar Technology:

Bulk

1. high- t_c
2. $N_{sub} \uparrow \Rightarrow$ HALO
(problematic)
Retro-grade well
 $X_{d\max}$ P-sub


Ultra-Thin-Body

$l = \sqrt{3 T_{ox} \cdot T_{si}}$



Double-Gated FinFET

'symmetric'
 $T_{ox} \rightarrow \frac{T_{ox}}{2}$
due to $C_{ox} \rightarrow 2 \cdot C_{ox}$
 $l = \sqrt{\frac{3}{2} T_{ox} \cdot T_{si}}$

V_{TH} vs. L_g Plots: SCE + DIBL



→ 2 regions: caused by SCE
DIBL
→ different trends vs. L_g , V_{DS}
at high V_{DS} or small L_g :
 $\Delta V_{T(DIBL)} \gg \Delta V_{T(SCE)}$




State-of-the-Art MOSFET's

V_{TH} vs. L_g Plots


Estimation:
good DIBL requires
 $\leq 100 \frac{mV}{\mu m}$

$$\Delta V_{TH} = V_{DS} \cdot \exp\left(-\frac{L_g}{l}\right)$$

$$\therefore \frac{-L_g}{l} = \ln\left(\frac{\Delta V_{TH}}{V_{DS}}\right) \leq \ln(0.1)$$




P. Packan, IEDM (2009)



H.-J. Cho, IEDM (2011)

Sub-threshold Swing Degradation

- A 2-D Capacitor Network Model (after Prof. M. Lundstrom)



long-channel swing



$$ss = 2 \cdot 3 \frac{kT}{q} \cdot \frac{(C_{dep} + Cox) \cdot A_g}{Cox \cdot A_g} \frac{q}{C_g} \psi_s$$

short-channel :

$$ss' = 2 \cdot 3 \frac{kT}{q} \cdot \frac{C_s + C_o + C_g + C_B}{C_g}$$

$$= 60 \text{ mV/dc} \cdot \left(1 + \frac{C_{dep}}{Cox} + \frac{2C_j \cdot L_d}{Cox \cdot L_g} \right)$$

as $L_g \downarrow$ or $V_{os} \uparrow$ ($\Rightarrow L_d \uparrow$)




- Impact of L_g Scaling on SS

SCE \rightarrow DIBL \rightarrow SS \uparrow \rightarrow punchthrough



I_{OFF} vs. I_{ON} Plots

- Generated by “shifting” a device’s V_{TH} under a fixed V_{DD}
- To benchmark the effectiveness of technology advancement.



Intel's 32nm Bulk CMOS


I_{OFF} vs. I_{ON} Plots



P. Packan, IEDM (2009)

IBM's 20nm Bulk CMOS


I_{OFF} vs. I_{ON} Plots



H. Shang, VLSI-T (2012)

Gate Induced Drain Leakage (GIDL)


Illustration and Band Profiles





1. Overlapped (Gate w/ S/D) region
2. high V_{GS} (large band bending)

T.-Y. Chan, IEDM (1987)

I_d vs. V_{gs} Characteristics




GIDL-Limited I_{OFF} vs. I_{ON} Plots




Narrow Width Effects

Narrow Width Effect




Reverse Narrow Width Effect

- A "Quasi-planar" MOSFET !




- **Narrow Width Effect is caused by LOCOS process.**
- **Reverse Narrow Width Effect is caused by STI process.**
- Introduce problems as transistor *systematic variations*.

State-of-the-Art MOSFET's Narrow Width Effects



H. Shang, VLSI-T (2012)

- Thanks to advanced isolation techniques, narrow width effects are no longer problematic.



H.-J. Cho, IEDM (2011)

Summary

- How bad a **planar bulk MOSFET** is, regarding electrostatics?

	I_d vs. V_g	I_d vs. V_d	V_g vs. L_g	I_{OFF} vs. I_{ON}
SCE				
DIBL				
SS Degradation				
Punchthrough				
GIDL				
Narrow Width Effects				

References

Short Channel Effects

1. (SCE) L.-D. Yau, “[A Simple Theory to Predict the Threshold Voltage of Short-Channel IGFET’s](#),” *Solid State Electronics*, Vol.17, pp. 1059-1063, 1974.
2. (Scale Length) R.-H. Yan, A. Ourmazd, K.F. Lee, “[Scaling the Si MOSFET: from Bulk to SOI to Bulk](#),” *IEEE Transactions on Electron Devices*, Vol. 39, Issue 7, pp. 1704-1710, 1992.
3. (2D Capacitor) M. Lundstrom, “[2D MOS Electrostatics](#),” *NanoHub Online Resources at <http://nanohub.org/resources/15617/download/nanoHUB-U-Lundstrom-L2.5.pdf>*, 2012.
4. (GIDL) T.-Y. Chan, J. Chen, P. K. Ko, C. Hu, “[The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling](#),” *IEEE International Electron Devices Meeting Technical Digest*, pp. 87-90, 1987.

Industry Bulk CMOS Platforms

5. (Intel 32nm HP) P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier *et al.*, “[High Performance 32nm Logic Technology Featuring 2nd Generation High-k + Metal Gate Transistors](#),” *IEEE International Electron Devices Meeting Technical Digest*, pp. 659-662, 2009.
6. (Samsung 20nm) H.-J. Cho, K.-I. Seo, W.C. Jeong, Y.-H. Kim, Y. D. Lim *et al.*, “[Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications](#),” *IEEE International Electron Devices Meeting Technical Digest*, pp. 350-353, 2011.
7. (IBM 20nm) H. Shang, S. Jain, E. Josse, E. Alptekin, M. H. Nam *et al.*, “[High Performance Bulk Planar 20nm CMOS Technology for Low Power Mobile Applications](#),” *Symposium on VLSI Technology Digest*, pp. 129-130, 2012.