

# Lecture #26

## ANNOUNCEMENTS

- Extra Office Hours this week:
  - Prof. King: Thursday 10/30 12-2 PM
  - Steve: Friday 10/31 12-2 PM
  - Farhana:
- Review session: Friday 10/31 2-4 PM, 120 Latimer

## OUTLINE


- Logic functions
- NMOS logic gates
- The CMOS inverter

## Reading

- Schwarz & Oldham: Chapters 11.2, 15.3
- Rabaey *et al.*: Chapter 5.2

# Digital Signals

- For a digital signal, the voltage must be within one of two ranges in order to be defined:



- Positive Logic:
  - “low” voltage  $\equiv$  logic state **0**
  - “high” voltage  $\equiv$  logic state **1**

## Logic Functions, Symbols, & Notation

<u>NAME</u>	<u>SYMBOL</u>	<u>NOTATION</u>	<u>TRUTH TABLE</u>															
“NOT”		$F = \overline{A}$	<table style="margin-left: auto; margin-right: auto;"> <tr> <td style="border-bottom: 1px solid black;"><u>A</u></td> <td style="border-bottom: 1px solid black;"><u>F</u></td> </tr> <tr> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">1</td> </tr> <tr> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">0</td> </tr> </table>	<u>A</u>	<u>F</u>	0	1	1	0									
<u>A</u>	<u>F</u>																	
0	1																	
1	0																	
“OR”		$F = A + B$	<table style="margin-left: auto; margin-right: auto;"> <tr> <td style="border-bottom: 1px solid black;"><u>A</u></td> <td style="border-bottom: 1px solid black;"><u>B</u></td> <td style="border-bottom: 1px solid black;"><u>F</u></td> </tr> <tr> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">0</td> </tr> <tr> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">1</td> </tr> <tr> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">1</td> </tr> <tr> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">1</td> </tr> </table>	<u>A</u>	<u>B</u>	<u>F</u>	0	0	0	0	1	1	1	0	1	1	1	1
<u>A</u>	<u>B</u>	<u>F</u>																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
“AND”		$F = A \cdot B$	<table style="margin-left: auto; margin-right: auto;"> <tr> <td style="border-bottom: 1px solid black;"><u>A</u></td> <td style="border-bottom: 1px solid black;"><u>B</u></td> <td style="border-bottom: 1px solid black;"><u>F</u></td> </tr> <tr> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">0</td> </tr> <tr> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">0</td> </tr> <tr> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">0</td> <td style="border-bottom: 1px solid black;">0</td> </tr> <tr> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">1</td> <td style="border-bottom: 1px solid black;">1</td> </tr> </table>	<u>A</u>	<u>B</u>	<u>F</u>	0	0	0	0	1	0	1	0	0	1	1	1
<u>A</u>	<u>B</u>	<u>F</u>																
0	0	0																
0	1	0																
1	0	0																
1	1	1																

EECS40, Fall 2003

Lecture 26, Slide 3

Prof. King


<hr/>		
“NOR”		$F = \overline{A+B}$
“NAND”		$F = \overline{A \cdot B}$
“XOR” (exclusive OR)		$F = A \oplus B$

EECS40, Fall 2003


Lecture 26, Slide 4

Prof. King

## NMOS Inverter (“NOT” Gate)



## Noise Margins




$$\text{Noise margin high } NM_H = V_{OH} - V_{IH}$$

$$\text{Noise margin low } NM_L = V_{IL} - V_{OL}$$

## NMOS NAND Gate

- Output is low only if both inputs are high




Truth Table

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

## NMOS NOR Gate

- Output is low if either input is high



Truth Table


A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

## Disadvantages of NMOS Logic Gates


- Large values of  $R_D$  are required in order to
    - achieve a low value of  $V_{OL}$
    - keep power consumption low
- Large resistors are needed, but these take up a lot of space.
- One solution is to replace the resistor with an NMOSFET that is always on.

## The CMOS Inverter: Intuitive Perspective

### CIRCUIT



### SWITCH MODELS




Low static power consumption, since one MOSFET is always off in steady state

$$V_{IN} = V_{DD}$$

$$V_{IN} = 0 \text{ V}$$

## CMOS Inverter Voltage Transfer Characteristic




EECS40, Fall 2003

Lecture 26, Slide 11

Prof. King

## CMOS Inverter Load-Line Analysis



EECS40, Fall 2003

Lecture 26, Slide 12


Prof. King

## CMOS Inverter Load-Line Analysis: Region A

$$V_{IN} \leq V_{Tn}$$

$$I_{Dn} = -I_{Dp}$$

$$0 \rightarrow V_{OUT} = V_{DD}$$



EECS40, Fall 2003

Lecture 26, Slide 13


Prof. King

## CMOS Inverter Load-Line Analysis: Region B

$$V_{DD}/2 > V_{IN} > V_{Tn}$$

$$I_{Dn} = -I_{Dp}$$

$$0 \rightarrow V_{OUT} = V_{DD}$$



EECS40, Fall 2003



Lecture 26, Slide 14

Prof. King

## CMOS Inverter Load-Line Analysis: Region D

$$V_{DD} - |V_{Tp}| > V_{IN} > V_{DD}/2$$

$$I_{Dn} = -I_{Dp}$$



## CMOS Inverter Load-Line Analysis: Region E

$$V_{IN} > V_{DD} - |V_{Tp}|$$

$$I_{Dn} = -I_{Dp}$$

