Lecture #33

OUTLINE

- IC Fabrication Technology
 - Doping
 - Oxidation
 - Thin-film deposition
 - Lithography
 - Etch

Reading (Rabaey et al.)

• Chapter 2.1-2.2

EECS40. Fall 2003

Lecture 33, Slide 1

Prof. Kina

Integrated Circuit Fabrication

Goal:

Mass fabrication (*i.e.* simultaneous fabrication) of many "chips", each a circuit (e.g. a microprocessor or memory chip) containing millions or billions of transistors

Method:

Lay down thin films of semiconductors, metals and insulators and pattern each layer with a process much like printing (lithography).

Materials used in a basic CMOS integrated circuit:

- Si substrate selectively doped in various regions
- SiO₂ insulator
- Polycrystalline silicon used for the gate electrodes
- Metal contacts and wiring


EECS40, Fall 2003 Lecture 33, Slide 2 Prof. King

Si Substrates (Wafers)

Crystals are grown from a melt in boules (cylinders) with specified dopant concentrations. They are ground perfectly round and oriented (a "flat" or "notch" is ground along the boule) and then sliced like baloney into wafers. The wafers are then polished.







Typical wafer cost: \$50


Sizes: 150 mm, 200 mm, 300 mm diameter


EECS40, Fall 2003 Lecture 33, Slide 3 Prof. King

Adding Dopants into Si

Suppose we have a wafer of Si which is p-type and we want to change the surface to n-type. The way in which this is done is by *ion implantation*. Dopant ions are shot out of an "ion gun" called an *ion implanter*, into the surface of the wafer.


Eaton HE3
High-Energy
Implanter,
showing the
ion beam ——
hitting the
end-station






Typical implant energies are in the range 1-200 keV. After the ion implantation, the wafers are heated to a high temperature (~1000°C). This "annealing" step heals the damage and causes the implanted dopant atoms to move into substitutional lattice sites.


EECS40, Fall 2003 Lecture 33, Slide 4 Prof. King



Dopant Diffusion

· The implanted depth-profile of dopant atoms is peaked.





- In order to achieve a more uniform dopant profile, hightemperature annealing is used to diffuse the dopants
- Dopants can also be directly introduced into the surface of a wafer by diffusion (rather than by ion implantation) from a dopant-containing ambient or doped solid source

EECS40, Fall 2003 Lecture 33, Slide 6 Prof. King

Formation of Insulating Films

- The favored insulator is pure silicon dioxide (SiO₂).
- A SiO₂ film can be formed by one of two methods:
 - 1. Oxidation of Si at high temperature in O₂ or steam ambient
 - 2. Deposition of a silicon dioxide film

ASM A412 batch oxidation **furnace**



Applied Materials lowpressure chemical-vapor deposition (CVD) chamber



EECS40, Fall 2003

Lecture 33, Slide 7

Prof. King

Thermal Oxidation


$$Si + O_2 \rightarrow SiO_2$$

 $Si + O_2 \rightarrow SiO_2$ or $Si + 2H_2O \rightarrow SiO_2 + 2H_2$

"dry" oxidation

"wet" oxidation

- **Temperature range:**
 - 700°C to 1100°C
- Process:
 - O₂ or H₂O diffuses through SiO₂ and reacts with Si at the interface to form more SiO₂
- 1 μm of SiO₂ formed consumes ~0.5 μm of Si



EECS40, Fall 2003

Lecture 33, Slide 8

Example: Thermal Oxidation of Silicon

Silicon wafer, 100 µm thick

Thermal oxidation grows SiO_2 on Si, but it consumes Si, so the wafer gets thinner. Suppose we grow 1 μm of oxide:



EECS40, Fall 2003 Lecture 33, Slide 9 Prof. King


Effect of Oxidation Rate Dependence on Thickness

• The thermal oxidation rate slows with oxide thickness.


Consider a Si wafer with a patterned oxide layer:

$$SiO_2$$
 thickness = 1 μ m


Now suppose we grow 0.1 μm of SiO₂:



Selective Oxidation Techniques



Local Oxidation (LOCOS)




EECS40, Fall 2003 Lecture 33, Slide 11 Prof. King

Chemical Vapor Deposition (CVD) of SiO₂

$$Si(C_2H_5O)_4 + 2H_2O \rightarrow SiO_2 + 4C_2H_6O$$
 "TEOS" or $SiH_4 + O_2 \rightarrow SiO_2 + 2H_2$ "LTO"

- Temperature range:
 - 350°C to 450°C for silane
 - ~700°C for TEOS
- Process:
 - Precursor gases dissociate at the wafer surface to form SiO₂
 - No Si on the wafer surface is consumed
- Film thickness is controlled by the deposition time



EECS40, Fall 2003

Lecture 33, Slide 12

Chemical Vapor Deposition (CVD) of Si

Polycrystalline silicon ("poly-Si"):

Like SiO₂, Si can be deposited by **C**hemical **V**apor **D**eposition:

- Wafer is heated to ~600°C
- Silicon-containing gas (SiH₄) is injected into the furnace:

$$SiH_4 = Si + 2H_2$$

Si film made up of crystallites



Properties:

- sheet resistance (heavily doped, 0.5 μ m thick) = 20 Ω / \Box
- can withstand high-temperature anneals → major advantage

EECS40, Fall 2003

Lecture 33, Slide 13


Prof. King

Physical Vapor Deposition ("Sputtering")

Used to deposit Al films:

Highly energetic argon ions batter the surface of a metal target, knocking atoms loose, which then land on the surface of the wafer

Sometimes the substrate is heated, to $\sim\!300^{\circ}\text{C}$



Gas pressure: 1 to 10 mTorr sputtering yield Deposition rate $\propto I \bullet S$ ion current

EECS40, Fall 2003

Lecture 33, Slide 14

Patterning the Layers

Planar processing consists of a sequence of additive and subtractive steps with lateral patterning



Lithography refers to the process of transferring a pattern to the surface of the wafer

Equipment, materials, and processes needed:


- A mask (for each layer to be patterned) with the desired pattern
- A light-sensitive material (called *photoresist*) covering the wafer so as to receive the pattern
- A light source and method of projecting the image of the mask onto the photoresist ("printer" or "projection stepper" or "projection scanner")
- A method of "developing" the photoresist, that is selectively removing it from the regions where it was exposed

EECS40, Fall 2003 Lecture 33, Slide 15 Prof. King


The Photo-Lithographic Process optical photoresist removal (ashing) photoresist coating photoresist exposure photoresist develop photoresist develop photoresist develop Process Lecture 33, Slide 16 Prof. King

Photoresist Exposure


· A glass mask with a black/clear pattern is used to expose a wafer coated with ~1 μm thick photoresist



EECS40, Fall 2003 Lecture 33, Slide 17 Prof. King



Commercial Stepper Tool (ASM Lithography)




EECS40, Fall 2003

Lecture 33, Slide 19

Prof. King


Photoresist Development


 Solutions with high pH dissolve the areas which were exposed to UV light; unexposed areas are not dissolved




EECS40, Fall 2003

Lecture 33, Slide 20








Pattern Transfer by Etching

In order to transfer the photoresist pattern to an underlying film, we need a "subtractive" process that removes the film, ideally with minimal change in the pattern and with minimal removal of the underlying material(s)

ightarrow <u>Selective</u> etch processes (using plasma or aqueous chemistry) have been developed for most IC materials



Lecture 33, Slide 24

Prof. King

EECS40, Fall 2003