

Lecture #39

ANNOUNCEMENTS

- Pick up graded HW assignments and exams (278 Cory)
- Lecture #40 will be the last formal lecture. Class on Friday will be dedicated to a course review (with sample problems).
- Discussion sections this week will cover sample problems (review for the final exam)
- Deadline for “Best Tutebot” contest: 12/4 at 8 PM.
- Prof. King will hold extra office hours this Thursday afternoon


OUTLINE

- » Transistor scaling
- » Silicon-on-Insulator technology
- » Interconnect scaling

Reading (Rabaey *et al.*): Sections 2.5.1, 3.5, 5.6

Transistor Scaling

Average minimum L of MOSFETs vs. time




Steady advances in manufacturing technology (particularly lithography) have allowed for a steady reduction in transistor size.

~13% reduction/year
(0.5× every 5 years)

How should transistor dimensions and supply voltage (V_{DD}) scale together?

Scenario #1: Constant-Field Scaling

- Voltages and MOSFET dimensions are scaled by the same factor $S > 1$, so that the **electric field remains unchanged**



Impact of Constant-Field Scaling

(a) MOSFET gate capacitance:

$$C'_{gate} = L'W'C'_{ox} = \left(\frac{L}{S}\right)\left(\frac{W}{S}\right) \cdot \left(\frac{\epsilon_{ox}}{t_{ox}/S}\right) = \frac{C_{gate}}{S}$$

(b) MOSFET drive current:

$$I'_{DSAT} \propto C'_{ox} \frac{W'}{L'} (V'_{DD} - V'_T)^2 \approx (SC_{ox}) \left(\frac{W/S}{L/S}\right) \left(\frac{V_{DD} - V_T}{S}\right)^2 \propto \frac{I_{DSAT}}{S}$$

(c) Intrinsic gate delay :

$$\frac{C'_{gate} V'_{DD}}{I'_{DSAT}} = \frac{(C_{gate}/S)(V_{DD}/S)}{(I_{DSAT}/S)} = \left(\frac{C_{gate} V_{DD}}{I_{DSAT}}\right) \cdot \frac{1}{S}$$

✓ Circuit speed improves by S

Impact of Constant-Field Scaling (cont'd)

(d) Device density:

area required per transistor $\propto WL'$

$$\# \text{ of transistors per unit area} \propto \frac{1}{WL'} = \frac{1}{(W/S)(L/S)} = \frac{S^2}{WL}$$

(e) Power dissipated per device:

$$P'_{peak} = I'_{DSAT} \cdot V'_{DD} = \left(\frac{I_{DSAT}}{S} \right) \cdot \left(\frac{V_{DD}}{S} \right) = \frac{P_{peak}}{S^2}$$

(f) Power density:

$$P'_{peak} \cdot \frac{1}{WL'} = \frac{P_{peak}}{S^2} \cdot \left(\frac{1}{(W/S)(L/S)} \right) = \frac{P_{peak}}{WL}$$


✓ **Power consumed per function is reduced by S^2**

V_T Scaling

- Low V_T is desirable for high ON current:

$$I_{DSAT} \propto (V_{DD} - V_T)^\eta \quad 1 < \eta < 2$$

- But high V_T is needed for low OFF current:



→ V_T cannot be aggressively scaled down!

- Since V_T cannot be scaled down aggressively, the power-supply voltage (V_{DD}) has not been scaled down in proportion to the MOSFET channel length:

Feature Size (μm)	Power-Supply Voltage (V)	Gate Oxide Thickness (\AA)	Oxide Field (MV/cm)
2	5	350	1.4
1.2	5	250	2.0
0.8	5	180	2.8
0.5	3.3	120	2.8
0.35	3.3	100	3.3
0.25	2.5	70	3.6

Scenario #2: Generalized Scaling

- MOSFET dimensions are scaled by a factor $S > 1$;
Voltages (V_{DD} & V_T) are scaled by a factor $U > 1$

$$L' = L / S; \quad W' = W / S; \quad t'_{ox} = t_{ox} / S$$

$$V'_{DD} = V_{DD} / U$$

Note: U is slightly smaller than S

(a) MOSFET drive current:

$$I'_{DSAT} \propto C'_{ox} \frac{W'}{L'} (V'_{DD} - V'_T)^2 \cong (SC_{ox}) \left(\frac{W/S}{L/S} \right) \left(\frac{V_{DD} - V_T}{U} \right)^2 \propto \frac{SI_{DSAT}}{U^2}$$

(b) Intrinsic gate delay:

$$\frac{C'_{gate} V'_{DD}}{I'_{DSAT}} = \frac{(C_{gate}/S)(V_{DD}/U)}{(SI_{DSAT}/U^2)} = \left(\frac{C_{gate} V_{DD}}{I_{DSAT}} \right) \cdot \frac{U}{S^2}$$

Impact of Generalized Scaling

(c) Power dissipated per device:


$$P'_{peak} = I'_{DSAT} \cdot V'_{DD} = \left(\frac{SI_{DSAT}}{U^2} \right) \cdot \left(\frac{V_{DD}}{U} \right) = \frac{SP_{peak}}{U^3}$$

(d) Power dissipated per unit area:


$$P'_{peak} \cdot \frac{1}{WL'} = \frac{SP_{peak}}{U^3} \cdot \left(\frac{1}{(W/S)(L/S)} \right) = \frac{S^3}{U^3} \frac{P_{peak}}{WL} > \frac{P_{peak}}{WL}$$

• **Reliability** (due to high E-fields) and **power density are issues!**

Intrinsic Gate Delay ($C_{gate} V_{DD} / I_{DSAT}$)



Silicon-on-Insulator (SOI) Technology




- Transistors are fabricated in a thin single-crystal Si layer on top of an electrically insulating layer of SiO_2
 - ✓ Simpler device isolation \rightarrow savings in circuit layout area
 - ✓ Low pn-junction & wire capacitances \rightarrow faster circuit operation
 - ✓ No “body effect”
 - ✗ Higher cost

Interconnect Scaling

Relevant parameters:

- wire width W
- wire length L
- wire thickness H
- **wire resistivity ρ**
- wire-to-wire spacing Z
- inter-level dielectric (ILD)
 - thickness t_{ILD}
 - **permittivity ϵ_{ILD}**



For “local” (relatively short) interconnects:

- W , Z and t_{ILD} scale down by S
- H is not scaled
 - avoids significantly increasing R_{wire} , but increases crosstalk
- L scales down by a factor $S_L \leq S$

Wire capacitance scales by a factor ϵ_c / S_L , where ϵ_c accounts for the impact of fringing & interwire capacitances

For short & medium-length wires, the resistance of the driving logic gate dominates the wire resistance (i.e. $R_{dr} \gg R_{wire}$), so that the wire delay scales by ϵ_c / S_L

Global Interconnects



- For **global interconnects** (long wires used to route V_{DD} , GND, and voltage signals across a chip), the wire resistance dominates the resistance of the driving logic gate (i.e. $R_{wire} \gg R_{dr}$)

$$\rightarrow R_{wire} C_{wire} \propto L^2$$

- The length of the longest wires on a chip increases slightly (~20%) with each new technology generation. In order to minimize increases in global interconnect delay, the cross-sectional area of global interconnects has not been scaled, i.e. **W and H are not scaled down for global interconnects**
=> Place global interconnects in separate planes of wiring

Interconnect Technology Trends

- **Reduce the inter-layer dielectric permittivity**
 - “low-k” dielectrics ($\epsilon_r \cong 2$)
- **Use more layers of wiring**
 - average wire length is reduced
 - chip area is reduced



Intel 0.13µm Process (Cu)
Source: Intel Technical Journal 2Q02