


EE 40
Solutions
Midterm 3 Review

Problem 1: The circuit is not "complementary"; pMOS transistors in series need to be in parallel in the NMOS bottom half. The B-input + C-input transistors do not satisfy this.


If $A=0$, $B=V_{DD}$ and $C=V_{DD}$, using the switch model, we find



F is connected to V_{DD} + ground at the same time, impossible, so circuit is not a logic circuit,

②

Problem 2°



NMOS₁ cutoff.

$$\text{For PMOS}_1, V_{GSP_1} = V_{DD} + V_{THP} - \epsilon - V_{DD}$$

$$= V_{THP} - \epsilon$$

so PMOS₁ is barely turned on,

I_{DP_1} is small,

PMOS₂ and NMOS₂ have this same current.

NMOS₂ has $V_{GSN_2} = V_{DD} + V_{THP} - \epsilon$

Since V_{DD} much larger in magnitude than $V_{THP} - \epsilon$,

(3)

NMOS₂ fully turned on. This combined with small I_D means NMOS₂ triode and V_{DSN_2} small. This means V_{out} is close to 0 V.

This means the drain of PMOS₂ is close to 0 V. The gate of PMOS₂ is at 0 V,

this means $V_{DSP_2} \approx V_{GSP_2}$.

This means $V_{DSP_2} < V_{GSP_2} - V_{THP}$

Since subtracting V_{THP} amounts to adding a positive number,

PMOS₂ saturation. V_{DSP_2} must be

small, because if it were large, then V_{GSP_2} would also be large and a large I_{DP_2} would result — I_{DP_2} must be small

since PMOS₁ was barely turned on.

This means V_{DSP_1} must be large in magnitude ($-V_{DSP_1} - V_{DSP_2} + V_{DSN_2}$ sum to V_{DD})

so PMOS₁ saturation,

(4)

Problem 3 Since V_{IN} close to V_M ,
assume both transistors in saturation.

2 nonlinear transistor equations:

$$I_{DN} = V_2 (1 \text{ mA/V}^2) (2.495V - 1)^2 (1 + 0.01V^{-1}V_{DSN}) \\ = 1.1175 (1 + 0.01V_{DSN})$$

$$I_{DP} = -V_2 (1 \text{ mA/V}^2) (-2.505V - 1)^2 (1 - 0.01V^{-1}V_{DSP}) \\ = -1.1325 (1 - 0.01V_{DSP})$$

By KCL,

$$I_{DN} + I_{DP} = 0 \Rightarrow I_{DN} = -I_{DP}$$

By KVL,

$$-V_{DSN} + V_{DSP} + V_{DD} = 0 \Rightarrow V_{DSP} = V_{DSN} - V_{DD} \\ = V_{DSN} - 5V$$

Substitute into I_{DN}

$$1.1325(1 - 0.01(V_{DSN} - 5V)) = 1.175(1 + 0.01V_{DSN})$$

Solution: $V_{DSN} = 3.18 \text{ V}$ ok for saturation


$V_{DSP} = -1.82 \text{ V}$ also ok for saturation.

$$\boxed{V_{out} = 3.18 \text{ V}}$$

(5)

Problem 4: Let's find the R that results in exactly 50mA through the diode under "maximum current" conditions. $V_{IN} = 0$ results in the largest V_{OUT} , which results in the largest current through R .

Look at



NMOS transistor
w/ off: ignore it
from now on.

If $I_D = -50\text{ mA}$, PMOS is in triode.

Why? To be in saturation, PMOS I_{Dp} must be $I_{DSATP} = \frac{1}{2} \cdot 100\text{mA}/V^2 (-5\text{V} - 1\text{V})^2 = -800\text{mA}$.

$$\text{So } I_{Dp} = -50\text{ mA} = 100\text{mA}/V^2 (-5\text{V} - 1\text{V} - \frac{V_{DSP}}{2}) V_{DSP}$$

Solve: solutions $V_{DSP} = \{-0.127, -7.873\}$

So $V_{DSN} = 4.873\text{ V}$ correct impossible


2V goes over LED, so 2.873 V over resistor.

$$R = \frac{2.873\text{ V}}{50\text{mA}} = 57.5\Omega \text{ and any larger value works too.}$$

(6)


Problem 5:

- a) Shortest pull-down when all NMOS transistors active; when $A=B=C=D=V_{DD}$.



$$R_{eq} = 2R_N \parallel 2R_N$$

all PMOS cutoff $R_N = 3/4 \frac{V_{DD}}{I_{DSATN}}$



$$R_{eq} = 2R_N \parallel 2R_N = R_N = 937.5\Omega$$

Inverter at output contributes 2 transistor gates

$$C_{out} = 2C_G + C_I$$

$$C_G = (1\text{mm} \cdot 0.5\text{mm}) \frac{5\text{fF}}{\text{mm}^2} = 2.5\text{fF}$$


$$C_I = (1\text{mm} \cdot 10\text{mm}) \frac{0.1\text{fF}}{\text{mm}^2} = 1\text{fF}$$

$$C_{out} = 6\text{fF}$$

$$t_P = 0.69 R_{eq} C_{out} = 3.88 \text{ ps}$$

7

b) Longest pull-down when 2 series NMOS are active (e.g., $A=C=V_{DD}$, $B=D=0$).




$$R_{eq} = 2R_N = 1.875 \text{ k}\Omega$$

$$C_{out} = 6 \text{ fF}$$

$$0.69 R_{eq} C_{out} = 7.76 \text{ ps}$$

c) Shortest pull-up when all PMOS active ($A=B=C=D=0$)



$$R_P = \frac{3}{4} \frac{V_{DD}}{I_{DSATP}}$$

$$I_{DSATP} = -V_2 \frac{1 \mu\text{m}}{0.5 \mu\text{m}} \frac{25000 \frac{\text{mm}^2}{\mu\text{m}^2}}{5 \text{ fF}} \cdot 0$$

$$(-5 \text{ V} - -1 \text{ V})^2$$

$$C_{out} = -2 \text{ nA}$$

$$R_P = \frac{3}{4} \frac{5 \text{ V}}{-2 \text{ mA}} = 1.875 \text{ k}\Omega$$


(8)

$$R_{eq} = 2R_p \parallel 2R_p = R_p = 1.875 \text{ k}\Omega$$

$$t_p = 0.69 C_{out} R_{eq} = 7.74 \text{ ps}$$

still 6 fF

d) Longest pull-up when 2 series PMOS active, e.g. A = B = 0, C = D = V_{DD}



$$R_{eq} = 2R_p = 3.75 \text{ k}\Omega$$

$$0.69 C_{out} R_{eq} = 15.5 \text{ ps}$$

Problem 6: For one inverter,

$$\text{pull-down } t_p = R_N C_{out} \cdot 0.69$$

$$\text{pull-up } t_p = R_p C_{out} \cdot 0.69$$

We found R_N , R_p , and C_{out} contributed by inverter in Problem 5.

(9)

$$\text{pull-down } t_p = 0.69 \cdot 937.5 \cdot 6FF = 3.88 \text{ ps}$$

$$\text{pull-up } t_p = 0.69 \cdot 1.875K \cdot 6FF = 7.76 \text{ ps}$$

Worst-case t_p is 7.76 ps.

So the "dumb" way to find total propagation delay through 4 inverters is to take

$$t_{p\text{ total}} = 4 \cdot t_{p\text{ worst-case individual}} = 31 \text{ ps}$$

But since these are inverters, every pull-down is followed by a pull-up
(if stage 1 output goes down, stage 2 goes up, stage 3 goes down, etc)

so a better estimate would be

$$t_{p\text{ total}} = 2 \cdot t_{p\text{ pull-up}} + 2 \cdot t_{p\text{ pull-down}} \\ = 23.3 \text{ ps}$$