Name: Solutions + Grading

EE 40

Midterm 3

April 24, 2003

PLEASE WRITE YOUR NAME ON EACH ATTACHED PAGE

PLEASE SHOW YOUR WORK TO RECEIVE PARTIAL CREDIT

PLEASE DO NOT LEAVE UNTIL EXAM PERIOD IS OVER

Problem 1: 15 Points Possible

Problem 2: 20 Points Possible

Problem 3: 15 Points Possible

Problem 4: 20 Points Possible

Problem 5: 20 Points Possible

Problem 6: 10 Points Possible

TOTAL: 100 Points Possible
**Problem 1:** 15 Points Possible

Determine whether the circuit below performs a logical operation. If it does, give the Boolean function it computes. If not, give a set of inputs that results in an invalid output.

For your convenience, 8 copies of this circuit are given on the next page. Assume that all PMOS transistors have source terminal on top, and all NMOS transistors have source terminal on the bottom.

From looking at PMOS half: \( F = V_{DD} \) if B conducts OR (A conducts AND C conducts)  
\[ F = \overline{B} + \overline{A}C \]

From looking at NMOS half: \( F = 0 \) if B conducts AND (A conducts OR C conducts)  
\[ F = B(A + C) \]

These agree by De Morgan's law; it is a logic circuit.
Problem 1 Workspace

Do switches for each ABC combo

\[ F = \overline{ABC} + \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C + A\overline{B}\overline{C} \]

(Equivalent to previous results)
**Problem 2:** 20 Points Possible

For the CMOS logic circuit below, determine the most probable mode of operation for each transistor. Assume that $\varepsilon$ is a very small positive number, and $V_{DD}$ is much larger in magnitude than either $V_{TH}$.

\[ A = V_{DD} + V_{TH(P)} - \varepsilon \]

\[ B = V_{DD} \]

**PMOS\(_2\) cut-off** ($V_{GSP2} = V_{DD} - V_{DD} = 0\,V$)

PMOS\(_1\) barely on ($V_{GSP1} = V_{DD} + V_{THP} - \varepsilon - V_{DD} = V_{THP} - \varepsilon$)

$I_D$ shared by PMOS\(_1\), NMOS\(_1\), NMOS\(_2\) is small

$V_{GSN2} = V_{DD} + V_{THP} - \varepsilon$ for NMOS\(_2\) is not small and is positive since $V_{DD}$ is much larger in magnitude than $V_{THP}$ or $\varepsilon$ (by assumption).

NMOS\(_2\) fully on with small $I_D$ = NMOS\(_2\) triode

NMOS\(_2\) therefore also has small $V_{DSN2}$

so $V_{GSN1} = V_{DD} - V_{DSN2}$, the gate-source voltage for NMOS\(_1\), is not small • NMOS\(_1\) fully on, small $I_D$ = NMOS\(_1\) triode
NMOS \(_1\) therefore has small \(V_{DSN_1}\).

\[
V_{DD} = V_{DSN_1} + V_{DSN_2} - V_{DSP_1} \quad \text{(small)} \quad \text{(small)}
\]

\(\Rightarrow\) \(V_{DSP_1}\) negative with large magnitude

\(V_{SSP_1}\) negative with small magnitude + \(V_{DSPP_1}\) negative with large magnitude = \(\text{PMOS}_1\) saturation
**Problem 3:** 15 Points Possible

Consider the inverter at right, which turns on an LED when the output voltage is high.

I have put a resistor in series with the LED to limit the current so the LED doesn’t burn.

But, the LED needs a current of at least 20 mA to light up.

I want the LED to light up for an input voltage as high as 0.8 V.

Will the LED light up for an input of 0.8 V?

W/L μ C\text{ox} = 100 mA/V^2 for both transistors,

\( V_{\text{TH}(n)} = V_{\text{TH}(p)} = 1 \text{ V} \),

\( \lambda = 0 \text{ V}^{-1} \) for both transistors,

\( V_F = 2 \text{ V} \) for the LED (use large-signal model).

\[ \text{NMOS cut-off} \quad (V_{GSN} = V_{IN} = 0.8 \text{ V}) \Rightarrow I_{DN} = 0 \text{ A} \]

\[ \text{PMOS triode (will show PMOS saturation is wrong)} \]

1. \[ I_D = -100 \text{ mA/V}^2 \left( \frac{0.8 \text{ V} - 5 \text{ V} - 1 \text{ V} - V_{\text{DSP}}}{2} \right) V_{\text{DSP}} \]

   By KVL, \[ V_{\text{DSP}} = V_{\text{OUT}} - \frac{V_{DD}}{2} = V_{\text{OUT}} - 5 \]

   By KCL, \[ I_D = -\frac{V_{\text{OUT}} - V_F}{100} = -\frac{V_{\text{OUT}} - 2 \text{ V}}{100} \]

2. Put 3 and 2 into 1 and solve for \( V_{\text{OUT}} \):

   \[ V_{\text{OUT}} = 3 - 1.51 \text{ V} \]

   \( \frac{4.9}{V_3} \) impossible! Keep.

   \[ V_{\text{DSP}} = -0.09 \text{ V} \quad \text{OK for triode mode.} \]

   \[ I_{\text{diode}} = \frac{V_{\text{OUT}} - 2 \text{ V}}{100 \text{ ohm}} = 29.1 \text{ mA} \]

   LED Lights up!
Solutions

If guessed saturation for PMOS,

\[ I_{Dp} = -\frac{1}{2} \cdot 100 \, mA \cdot (0.8\,V - 5\,V - 1\,V)^2 \]
\[ = -512 \, mA \]

\[ V_{DSp} = V_{out} - V_{DD} = -100 \cdot I_{Dp} + 2\,V - 5\,V \]
\[ = 498.2 \, V \text{ cannot be possible.} \]
Problem 4: 20 Points Possible

Consider the CMOS inverter at right, with

\[ \frac{W}{L} \mu C_{OX} = 1 \text{ mA}/V^2 \] for both transistors,

\[ V_{TH(N)} = -V_{TH(P)} = 1 \text{ V}, \]

\[ \lambda = 0.01 \text{ V}^{-1} \] for both transistors.

For this inverter, \( V_M = 2.5 \text{ V}. \)

\[ V_{IN} = 2.502 \text{ V} \]

\[ V_{DD} = 5 \text{ V} \]

a) Find \( V_{OUT} \) for \( V_{IN} = 2.502 \text{ V} \). Hint for guessing modes: Notice that \( V_{IN} \) is close to \( V_M \).

b) Find the slope of the \( V_{OUT} \) vs. \( V_{IN} \) curve in this region, given by

\[
\frac{\Delta V_{OUT}}{\Delta V_{IN}} = \frac{V_{OUT}(for \ V_{IN} = 2.502 \text{ V}) - V_M}{2.502 \text{ V} - V_M}
\]

Since we have unloaded inverter with \( V_{IN} \) close to \( V_M \), assume "region C" with both transistors in saturation.

\[ I_{DN} = \frac{1}{2} \cdot 1 \text{ mA}/V^2 \left( 2.502V - 1V \right)^2 \left( 1 + 0.01 V_{DSN} \right) \]

\[ I_{DP} = -\frac{1}{2} \cdot 1 \text{ mA}/V^2 \left( 2.502V - 5V - 1V \right)^2 \left( 1 - 0.01 V_{DSN} \right) \]

KVL:

\[ V_{DSN} = V_{DSN} - V_{DD} = V_{DSN} - 5 \text{ V} \]

KCL:

\[ I_{DP} + I_{DN} = 0 \Rightarrow I_{DN} = -I_{DP} \]

Solve the above to get \( V_{DSN} = \frac{V_{OUT} = 2.23 \text{ V}}{2.23 \text{ V} - 2.5 \text{ V}} \)

\[ \frac{\Delta V_{OUT}}{\Delta V_{IN}} = \frac{2.23 \text{ V} - 2.5 \text{ V}}{2.502 \text{ V} - 2.5 \text{ V}} = -1.35 \]
**Problem 5:** 20 Points Possible

Find the propagation delay for this 3-input NAND gate with inverter load,

where the 3-input NAND is implemented using two 2-input NAND gates and an inverter:

Compute the propagation delay $t_p$ for the 3-input NAND as the sum of the worst-case propagation delays of the individual gates inside.

Use $R_N = 1 \, \text{k}\Omega$, $R_p = 2 \, \text{k}\Omega$, and $C_G = 10 \, \text{fF}$ per transistor. Ignore interconnect capacitance.

\[ t_p = 0.69 R_p (2C_G) \]

Worst-case resistance is $2R_N$ or $R_p$ (equal)

\[ C_{out} = 2C_G \]

(inverter has 2 transistors)

\[ t_p = 0.69 R_p (2C_G) = 27.6 \, \text{ps} \] (same for NAND2)

\[ t_p = 0.69 R_p (2C_G) = 27.6 \, \text{ps} \] (output goes to one input of NAND; 2 of the 4 transistors)

\[ \text{Total } t_p \text{ for 3-input NAND} = 3(27.6 \, \text{ps}) = 82.8 \, \text{ps} \]
**Problem 6**: 10 Points Possible

Design a circuit, using only NMOS and PMOS transistors (and a power supply), that performs the 3-input NAND function with **shorter** worst-case propagation delay than the implementation given in Problem 5, when a single inverter is attached as the output load.

Assume that your transistors have the same characteristics as those in Problem 5:

Use $R_N = 1$ kΩ, $R_P = 2$ kΩ, and $C_G = 10$ fF per transistor. Ignore interconnect capacitance.

Provide your design and its worst-case propagation delay with single inverter output load.

**Popular Solution:**

\[ \text{Worst-case resistance } 3R_N \text{ (pull-down)} \]

If attached to inverter,

\[ C_{out} = 2C_g \]

\[ t_p = 0.69 (3R_N)(2C_g) \]

\[ = 41.4 \text{ ps} \]

(half the delay of the Problem 5 analysis)
Problem 1: 15 Points Possible

Determine whether the circuit below performs a logical operation. If it does, give the Boolean function it computes. If not, give a set of inputs that results in an invalid output.

For your convenience, 8 copies of this circuit are given on the next page. Assume that all PMOS transistors have source terminal on top, and all NMOS transistors have source terminal on the bottom.

15 points for correct function (any form)

-5 for various major errors (De Morgan applied wrong, things inverted or and/or ed where they shouldn’t be, etc).
1.5 points for each correct output, all or nothing

3 points for corresponding Boolean function
award 1.5 points if it has a very small error
Problem 2: 20 Points Possible

For the CMOS logic circuit below, determine the most probable mode of operation for each transistor. Assume that $\varepsilon$ is a very small positive number, and $V_{DD}$ is much larger in magnitude than either $V_{TH}$.

\[ A = V_{DD} + V_{TH(P)} - \varepsilon \]
\[ B = V_{DD} \]

5 points for each transistor

Mostly all-or-nothing, but if complete and correct information about a transistor is provided and the mode is accidentally recorded wrong, subtract only 2 points.

Also, if mode is wrong, but would be correct given the previous wrong assumptions/conclusions, do not subtract points.
**Problem 3:** 15 Points Possible

Consider the inverter at right, which turns on an LED when the output voltage is high.

I have put a resistor in series with the LED to limit the current so the LED doesn't burn.

But, the LED needs a current of at least 20 mA to light up.

I want the LED to light up for an input voltage as high as 0.8 V.

Will the LED light up for an input of 0.8 V?

W/L \( \mu \) \( C_{ox} \) = 100 m\( A \)\( V^2 \) for both transistors,

\( V_{TH(n)} = V_{TH(p)} = 1 \) V,

\( \lambda = 0 \) V\(^{-1} \) for both transistors,

\( V_F = 2 \) V for the LED (use large-signal model).

Grading based on reasoning as well as yes/no answer.

-2 if math error

-3 for minor error

-7 if answer is just "Yes" or based on saturation mode

Other errors graded accordingly.

-4 for various major errors.

-6 if assumed \( I_D = -20 \) mA
Problem 4: 20 Points Possible

Consider the CMOS inverter at right, with

\[ W/L \mu C_{OX} = 1 \text{ mA/V}^2 \text{ for both transistors,} \]
\[ V_{TH(N)} = V_{TH(P)} = 1 \text{ V,} \]
\[ \lambda = 0.01 \text{ V}^4 \text{ for both transistors.} \]

For this inverter, \( V_M = 2.5 \text{ V.} \)

a) Find \( V_{OUT} \) for \( V_{IN} = 2.502 \text{ V.} \) Hint for guessing modes: Notice that \( V_{IN} \) is close to \( V_M. \)

b) Find the slope of the \( V_{OUT} \) vs. \( V_{IN} \) curve in this region, given by

\[
\frac{\Delta V_{OUT}}{\Delta V_{IN}} = \frac{V_{OUT}(\text{for } V_{IN} = 2.502 \text{ V}) - V_M}{2.502 \text{ V} - V_M}
\]

a) 5 points for correct modes
b) 5 points for correctly written equations
b) 5 points for solution

b) 5 points for correct computation

Possibility of -2 for math errors or -3 to -4 for other relatively minor errors.
Problem 5: 20 Points Possible

Find the propagation delay for this 3-input NAND gate with inverter load,

where the 3-input NAND is implemented using two 2-input NAND gates and an inverter:

Compute the propagation delay $t_p$ for the 3-input NAND as the sum of the worst-case propagation delays of the individual gates inside.

Use $R_n = 1 \, k\Omega$, $R_p = 2 \, k\Omega$, and $C_g = 10 \, fF$ per transistor. Ignore interconnect capacitance.

- 4 for wrong worst-case resistance
- 4 for wrong output capacitance
Don't double-count same mistake
(i.e., only -4 for wrong resistance for NAND$_1$ + NAND$_2$)
- 2 for math error (incl. powers of 10 error)
Problem 6: 10 Points Possible

Design a circuit, using only NMOS and PMOS transistors (and a power supply), that performs the 3-input NAND function with shorter worst-case propagation delay than the implementation given in Problem 5, when a single inverter is attached as the output load.

Assume that your transistors have the same characteristics as those in Problem 5:

Use $R_N = 1 \, \text{k}\Omega$, $R_P = 2 \, \text{k}\Omega$, and $C_o = 10 \, \text{fF}$ per transistor. Ignore interconnect capacitance.

Provide your design and its worst-case propagation delay with single inverter output load.

If design does 3-input NAND but is not correctly proven to have shorter $t_p$, -9 points.

Otherwise:

If design only has very small error, -3 points.

If propagation delay calculated incorrectly, -4 points.