

Lecture #18

OUTLINE


- Continue small signal analysis
- Logic functions
- NMOS logic gates
- The CMOS inverter

Reading

- Rabaey *et al.*: Chapter 5.2
- Hambley: Chapter 7.1-7.2

Logic Functions, Symbols, & Notation

NAME	SYMBOL	NOTATION	TRUTH TABLE
------	--------	----------	-------------


NAME	SYMBOL	NOTATION	TRUTH TABLE						
"NOT"		$F = \bar{A}$	<table border="1"> <thead> <tr> <th>A</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	F	0	1	1	0
A	F								
0	1								
1	0								

NAME	SYMBOL	NOTATION	TRUTH TABLE															
"OR"		$F = A + B$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	F	0	0	0	0	1	1	1	0	1	1	1	1
A	B	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

NAME	SYMBOL	NOTATION	TRUTH TABLE															
"AND"		$F = A \cdot B$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	F	0	0	0	0	1	0	1	0	0	1	1	1
A	B	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																


Digital Signals


- For a digital signal, the voltage must be within one of two ranges in order to be defined:



- Positive Logic:
 - "low" voltage \equiv logic state 0
 - "high" voltage \equiv logic state 1


NAME	SYMBOL	NOTATION	TRUTH TABLE															
"NOR"		$F = \overline{A+B}$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	F	0	0	1	0	1	0	1	0	0	1	1	0
A	B	F																
0	0	1																
0	1	0																
1	0	0																
1	1	0																

NAME	SYMBOL	NOTATION	TRUTH TABLE															
"NAND"		$F = \overline{A \cdot B}$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	F	0	0	1	0	1	1	1	0	1	1	1	0
A	B	F																
0	0	1																
0	1	1																
1	0	1																
1	1	0																

NAME	SYMBOL	NOTATION	TRUTH TABLE															
"XOR" (exclusive OR)		$F = A \oplus B$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	F	0	0	0	0	1	1	1	0	1	1	1	0
A	B	F																
0	0	0																
0	1	1																
1	0	1																
1	1	0																

NMOS Inverter ("NOT" Gate)

Circuit:




EECS40, Spring 2004

Lecture 18, Slide 5

Prof. Sanders

NMOS NAND Gate

- Output is low only if both inputs are high



Truth Table

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0


EECS40, Spring 2004

Lecture 18, Slide 7


Prof. Sanders

Noise Margins

Definition of Input Levels



Definition of Noise Margins



Noise margin high $NM_H = V_{OH} - V_{IH}$

Noise margin low $NM_L = V_{IL} - V_{OL}$


EECS40, Spring 2004

Lecture 18, Slide 6

Prof. Sanders

NMOS NOR Gate

- Output is low if either input is high



Truth Table

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

EECS40, Spring 2004


Lecture 18, Slide 8

Prof. Sanders

Disadvantages of NMOS Logic Gates


- Large values of R_D are required in order to
 - achieve a low value of V_{OL}
 - keep power consumption low
- Large resistors are needed, but these take up a lot of space.
 - One solution is to replace the resistor with an NMOSFET that is always on.

CMOS Inverter Voltage Transfer Characteristic




The CMOS Inverter: Intuitive Perspective

CIRCUIT



Low static power consumption, since one MOSFET is always off in steady state


SWITCH MODELS




$$V_{IN} = V_{DD}$$

$$V_{IN} = 0 \text{ V}$$


CMOS Inverter Load-Line Analysis




CMOS Inverter Load-Line Analysis: Region A



CMOS Inverter Load-Line Analysis: Region B



CMOS Inverter Load-Line Analysis: Region D



CMOS Inverter Load-Line Analysis: Region E

