# EE 40: Introduction to Microelectronic Circuits Spring 2008: HW 8 <br> Solution 

Venkat Anantharam

April 24, 2008

Referenced problems from Hambley, 4th edition.

1. P10.7


Figure 1: i-v characteristics for 10.7
2. P10.28

One way to keep the voltage $v_{L}$ constant is for the Zener diode to be in the breakdown regime, with $v_{L}=5 \mathrm{~V}$. We write a KVL equation to see that

$$
V_{s}-5=R_{s}\left(i_{z}+i_{L}\right)
$$

For consistency with the assumption that we are in breakdown region, we require that $i_{Z} \geq 0$ (with equality occurring at the boundary of the breakdown region). This translates to requiring that $V_{s}-5-R_{s} i_{L} \geq 0$, or, equivalently, that

$$
R_{s} \leq \frac{V_{s}-5}{i_{L}}
$$

Because this must be satisfied for ${ }^{*}$ all ${ }^{*} V_{s}$ and $i_{L}$ given in the problem, $R_{s}$ must be smaller than the constraint when it is tightest. This happens when $V_{s}=10$ and $i_{L}=100 \mathrm{~mA}$, so $R_{s} \leq 50 \Omega$ guarantees that $i_{z} \geq 0$ and our assumption of breakdown is consistent.
(For any value of $R<50 \Omega$, the Zener diode will be in breakdown throughout the entire range $5 \leq V_{s} \leq 9$ and $50 \leq i_{L} \leq 100 \mathrm{~mA}$. The current $i_{Z}$ through the Zener diode will adjust appropriately).
The power dissipated in the resistor is $\left(V_{s}-5\right)^{2} / R_{s}$ when the source voltage is $V_{s}$ and the resistor has value $R_{s} \leq 50 \Omega$. If we make the choice $R_{s}=50 \Omega$, the resistor voltage range from 5 to 9 V , and we'll have a power dissipation ranging from $25 / 50=0.5 W$ to $81 / 50=1.62 W$. Hence the max power dissipated is 1.62 W .
3. P10.36
(a) The diode is on
$V=0, I=10 /\left(2.7 * 10^{3}\right)=3.7 * 10^{-3} \mathrm{amps}$.
(b) The diode is off
$V=10 \mathrm{~V}, I=0$.
(c) The diode is on. No current can flow through the bottom resistor because no voltage can drop across it.
$V=0, I=0$.
(d) The diode is on. Since no voltage can drop across it the current splits evenly between the two branches
$V=5 \mathrm{~V}, I=5 \mathrm{~mA}$.
4. P10.48
(a) If we assume the diode acts as an open circuit we get $v_{1}=2 \mathrm{~V}$ and $v_{2}=1 \mathrm{~V}$. This means 1 V drops across the diode in the forward bias regime. But this would imply that the diode is on, contradicting the assumption that it acts as on open circuit.
(b) If we assume the diode is on, we can replace it by a voltage source of 0.7 V . We can then use nodal analysis to solve the circuit, treating the two terminals of the diode as a floating voltage source. We get the KCL equations

$$
\frac{4-\left(v_{2}+0.7\right)}{200}+\frac{4-v_{2}}{300}=\frac{v_{2}+0.7}{200}+\frac{v_{2}}{100}
$$

where we have used $v_{1}=v_{2}+0.7$.
This gives $v_{2} \simeq 1.13 \mathrm{~V}$ and $v_{2} \simeq 1.83 \mathrm{~V}$.
We need to check that $i_{D} \geq 0$ for consistency. We write a KCL equation to verify this:

$$
i_{D}=\frac{4-v_{1}}{200}-\frac{v_{1}}{200}=1.71 \mathrm{~mA}
$$

5. P10.55

Since the average voltage is 9 V and the average load current is $I_{L}=100 \mathrm{~mA}$ the load (which we assume is resistive) is $R_{L}=90 \Omega$. Since the peak-topeak ripple is to be 2 V , we take the voltage source to have $V_{m}=10 \mathrm{~V}$.


Figure 2: Circuit for problem 5, P10.55

Here $10=9+2 * 1 / 2$. The frequency of the source is 60 Hz , so the period is $T=1 / 60$ seconds. We should therefore use a smoothing capacitor in parallel with the load with capacitance chosen according to the formula

$$
\begin{gathered}
C=\frac{I_{L} T}{2 V_{r}} \text { see equation } 10.12 \\
=\frac{0.1 * 1 / 60}{4}=41.67 \mu \mathrm{~F}
\end{gathered}
$$

The circuit looks like (see Fig. 2)
6. P10.63

When $V_{s}(t)$ is positive, diode $D_{3}$ is off and the series connection of diode $D_{1}$ with Zener diode $D_{2}$ is also off till $v_{s}(t)$ exceeds 10 V , at which point the series connection becomes on. Subsequently the difference between $v_{s}(t)$ and 10 V drops entirely across the resistance of $2 k \Omega$.

When $v_{s}(t)$ is negative, diode $D_{3}$ is on, the series combination of the diode $D_{1}$ with the Zener diode $D_{2}$ is off, and the entire source voltage drops across the resistance.
See Fig. 3 for the result.
7. P10.71

The diodes are assumed to be ideal.
Let the voltages across the capacitors $C_{1}$ and $C_{2}$ (assumed to be approximately DC because the capacitors are large) be denoted by $V_{1}$ and $V_{2}$ as indicated in Fig. 4. Then

$$
\begin{aligned}
V_{A} & =V_{1}+V_{m} \sin (\omega t) \\
V_{B} & =V_{2}
\end{aligned}
$$

The diode $D_{2}$ must be forward biased at some point in the cycle to maintain the situation that the capacitor $C_{2}$ is charged. Since no voltage can


Figure 3: $V_{0}(t)$ plotted against time, for P 10.61 .


Figure 4: Circuit for P10.71
drop across $D_{2}$ in forward bias this means, under our approximation that the capacitor voltages are DC , that we can write

$$
V_{1}+V_{m}=V_{2},
$$

i.e. the peak value of $V_{A}$ barley equals the value of $V_{B}$.

Diode $D_{1}$ cannot have any voltage drop across it in forward bias. Thus $V_{1}+V_{m} \sin (\omega t) \geq 0$. In theory any value of $V_{1}$ consistent with this condition would be consistent with the mathematical assumption. However, physics tells us that any excess charge on capacitor $C_{1}$ would be drawn off through $D_{2}$ to dissipate in the resistance $R_{L}$, so the correct solution, under our approximations, is the one where this equation is b̈arely true; i.e. we have

$$
V_{1}-V_{m}=0
$$

(The maximum value of $V_{1}+V_{m} \sin (\omega t)$ barely satisfied the requirement). Putting the two equations together, we get

$$
V_{2}=2 V_{m}
$$

This explains why the circuit is called a voltage doubler circuit.
(a) There are many possible solutions. If one follows the idea suggested in Figure 10.31 on pg 494 of the textbook, one solution would be that of Fig. 5.


Figure 5: Circuit for P10.74a
(b) It is unclear from the problem's diagram what is supposed to happen for $V_{i n} \leq 0$. We make it easiest by accepting any output for $V_{i n} \leq 0$. See Fig. 6. The problem is trickier if you interpret it as asking that


Figure 6: Circuit for P10.74b
$v_{0}=0$ for $V_{i n} \leq 0$. In this case we would like to add a parallel branch that becomes a short when $V_{i n} \leq 0$. This could be accomplished by putting a diode (pointing up) in series with a 0.7 voltage source oriented the opposite way. How do we make such a voltage source, using, as the problem constrains us, only 15 V sources, and diodes? We recall that we can build a voltage source of any value by using a diode with that breakdown or forward bias voltage, and applying a voltage to it that forces it into the desired regime. Hence, the new circuit will look like (see Fig. 7):


Figure 7: Circuit for P10.74b


Figure 8: Circuit for Problem 9

The op-amp is ideal, but its output is limited to the range $[-v, v]$ by the supply voltages.
$v_{B}(t)$ will drop across the series combination of resistors, so $v_{1}(t)=$ $v_{B}(t) / 2$.
When $v_{A}(t)<v_{1}(t)$ we would have $v_{B}(t)=V$ because of the infinite differential gain of the op-amp and because the output is limited by the supply voltages. This means the capacitor voltage $v_{A}(t)$ (referred to ground) will begin to climb towards $V$. At some point it will cross $V / 2$ which will make $v_{B}(t)$ switch to $-V$, taking $v_{1}(t)$ to $-V / 2$. Now the voltage across the capacitor will discharge towards $-V$. When it crosses $-V / 2$ we have $v_{B}(t)$ switching again to $V$ (and $v_{1}(t)$ to $V / 2$ ) so the cycle repeats.
If the circuit has been operating for a long time, the cycle structure can be understood by considering the following two circuits:
Circuit 1 (see fig. 9) with initial conditions $v_{A}(0)=-V / 2$


Figure 9: Circuit 1 for problem 9
and followed till $V_{A}(t)=V / 2$.
For Circuit 1 We have the equation

$$
R C \frac{d v_{A}(t)}{d t}+v_{A}(t)=V, \text { with initial condition } V_{A}(0)=-V / 2
$$

with solution

$$
v_{A}(t)=-V / 2+\frac{3 V}{2}\left(1-e^{-t / R C}\right)
$$

to be followed till $V_{A}(t)=V / 2$, i.e. up to time $R C \ln 3$
and we have Circuit 2 (see Fig. 10) with initial conditions $v_{A}(0)=V / 2$ and followed till $V_{A}(t)=-V / 2$.


Figure 10: Circuit 2 for problem 9

For Circuit 2, we have the equation

$$
R C \frac{d v_{A}(t)}{d t}+v_{A}(t)=-V, \text { with initial condition } V_{A}(0)=V / 2
$$

with solution

$$
v_{A}(t)=V / 2-\frac{3 V}{2}\left(1-e^{-t / R C}\right)
$$

to be followed till $V_{A}(t)=-V / 2$, i.e. up to time $R C \ln 3$.
Putting the two together, we can solve the problem (see Fig. 11): where
9.



Figure 11: solution for problem 9
we have arbitrarily chosen the situation at time $t=0$ as the one where $v_{B}(t)$ switches from $+V$ to $-V$.
10. P14.68


Figure 12: figure for P14.68a
(a) The best way to do this would be following the book's example, yeilding the circuit shown in fig. 12. Then the current $i_{1}$ through the resistance $R_{1}$ equals $\left(V_{o f f} / 10\right) \mathrm{mA}$ (assuming $V_{o f f}$ is measured in Volts).
Since $i_{2}=i_{1}$, we have

$$
v_{o}=-V_{o f f}-100 i_{1}=-11 V_{o f f}
$$

It is required that $\left|v_{o}\right| \leq 0.1$.
This would require $\left|V_{o f f}\right| \leq 100 / 11 \mathrm{mV}$.
You could also have drawn the offset voltage at the other opamp terminal without any problem, if you did it as in figure 13. Then the answer does not change at all (assuming reference directions as in the figure).


Figure 13: alernative figure for P14.68a
During class there was a small mistake, and offset voltage was drawn as in figure 14. In this case, we have the familiar circuit which yeilds $v_{o}=-\frac{R_{2}}{R_{1}} V_{o f f}$, and enforcing the constraing that $\left|v_{o}\right| \leq .1 \mathrm{~V}$, we get

$$
.1 V \geq\left|V_{o}\right|=\frac{R_{2}}{R_{1}}\left|v_{o f f}\right|
$$



Figure 14: mistake figure for P14.68a
so we require

$$
\left|v_{o f f}\right| \leq \frac{R_{1}}{R_{2}} \cdot 1 V=10 \mathrm{mV}
$$



Figure 15: figure for P14.68b
(b) Since both inputs of the opamp are at ground, the current $i_{1}$ equals 0 . Hence $i_{2}=-I_{B}$. This implies that $v_{0}=100 I_{B}$ (where $I_{B}$ is measured in mA and $v_{0}$ is measured in Volts).
It is required that $\left|v_{o}\right| \leq 0.1$.
This would require

$$
\left|I_{B}\right| \leq 1 \mathrm{~mA}
$$

(c) The scheme described in Fig 14.31 on pg. 697 of the book can be used to cancel the effects of the bias current. The resulting circuit (viewed as a 2-port) would look like fig. 16
(d) Note that the book's convention for offset current is correct in Fig.14.29 rather than 14.30d. However, the answer will only differ up to a sign. See Fig. 17
Since $i_{3}=I_{o f f} / 2$, the voltage at the + input of the opamp is $-\frac{100}{11} \frac{I_{o f f}}{2}$ (where $I_{o f f}$ is measured in mA and the voltage is mea-


Figure 16: 2-port view of circuit, for P14.68c
sured in Volts). This equals the voltage at the - input of the opamp (by the summing point constraint) so we have

$$
-10 i_{1}=-\frac{100}{11} \frac{I_{o f f}}{2}
$$

i.e. $i_{1}=\frac{10}{11} \frac{I_{\text {off }}}{2}$

This gives $i_{2}=\frac{I_{o f f}}{2}+\frac{10}{11} \frac{I_{\text {off }}}{2}=\frac{21}{11} \frac{I_{\text {off } f}}{2}$
so $v_{0}=-\frac{100}{11} \frac{I_{\text {off }}}{2}-100 \frac{21}{11} \frac{I_{o f f}}{2}=-100 \frac{22}{11} \frac{I_{\text {off }}}{2}=-200 \frac{I_{o f f}}{2}$.
The result

$$
v_{0}=-100 I_{o f f}
$$

is simply off by a sign if $I_{o f f}$ is chosen to point in the opposite direction. It is required that $\left|v_{0}\right| \leq 0.1 \mathrm{~V}$. This would require $\left|I_{o f f}\right| \leq$ $(0.1 / 100) m A=1 \mu A$ (because of the absolute value, the direction of $I_{o f f}$ ends up not mattering.


Figure 17: Answer to P14.68d

