
Lecture 23

P-MOS Device and CMOS Inverters


- **A) P-MOS Device Structure and Operation**
- **B)** Relation of Current to t_{OX} , μV_{LIMIT}
- **C) CMOS Device Equations and Use**
- **D)** CMOS Inverter V_{OUT} vs. V_{IN}
- E) CMOS Short Circuit Current


Reading: Schwarz and Oldham, pp. 518-526


Version Date 12/02/01 CMOS = Complementary MOS (PMOS is a second Flavor)



The NEW FLAVOR! P-MOS








What if we apply a big negative voltage on the gate?

If $|V_{GS}| > |V_t|$ (both negative)

then we induce a + charge on the surface (holes)

Copyright 2001, Regents of University of California

NMOS and PMOS Compared Version Date 12/02/01



EECS 42 Intro. electronics for CS Fall 2001

Version Date 12/02/01


CMOS

Challenge: build both NMOS and PMOS on a single silicon chip

NMOS needs a p-type substrate

PMOS needs an n-type substrate

Requires extra process steps




Why do we want PMOS?

We already have the ideal switch to connect any node to ground.

An NMOS transistor with gate held high has a very low resistance and essentially switches a node to ground (logic low).


We also need a switch to switch nodes to whatever voltage is chosen as logic high (typically V_{DD}).



• A PMOS transistor is just the ticket. It is precisely as ideal a switch for connections to high as NMOS transistors are for connections to low.

• What's cool is that there is little more to learn about PMOS. These devices are essentially the same as NMOS except *all signs on V and I are reversed.*

THE BASIC STATIC CMOS INVERTER



Copyright 2001, Regents of University of California

MOS Current Levels

The current values depend on the properties of silicon, geometrical layout, design style and technology node.


n-type silicon has a carrier mobility that is 2 to 3 times higher than p-type.

The current proportion to the gate width/length in the geometrical layout.

Design styles may restrict all NMOS and PMOS to be of a predetermined fixed size.

The current per unit width of the gate increases nearly inversely with the linewidth.

Relation of Current to Physical Parameters



CMOS Device Parameters at 0.25µm

Gate length is 0.25 μ m = 250 nm

$$V_{\rm DD} = 2.5 V$$

	V _T (V)	$V_{OUT-SAT}(V)$	k' (μ A/V ²)
NMOS	0.43	0.63	100
PMOS	0.4	1	25


These parameters are from re-fitting I vs. V data in Chapter 3 of the EECS 141 Text Book by Rabaey with saturation current model we are using in EE42. Here $V_{IN} = V_{DD}$ $I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$ estimate the maximum I_{DS} $I_{OUT-SAT-D} = (100 \mu A / V^2) (\frac{0.375}{0.25})(2.5V - 0.43V)(0.63V) = 196 \mu A$

Saturation Current 0.25 µm NMOS Model

Current I_{OUT} only flows when V_{IN} is larger than the threshold value V_{TD} and the current is proportional to V_{OUT} up to $V_{OUT-SAT-n}$ where it reaches the saturation current

$$I_{OUT-SAT-n} = k'_n \left(\frac{W}{L}\right)_n \left(V_{IN} - V_{Tn}\right) V_{OUT-SAT-n}$$

Note that we have added an extra parameter to distinguish between threshold (V_{TD}) and saturation $(V_{OUT-SAT-D})$.



Saturation Current 0.25 µm PMOS Model

Current I_{OUT} only flows when V_{IN} is smaller than V_{DD} minus the threshold value V_{TU} and the current is proportional to $(V_{DD}-V_{OUT})$ up to $(V_{DD}-V_{OUT-SAT-p})$ where it reaches the saturation current

$$I_{OUT-SAT-p} = k'_{p} \left(\frac{W}{L}\right)_{p} \left(V_{DD} - V_{IN} - |V_{Tp}|\right) V_{OUT-SAT-p}$$
Example:

$$k'_{p} = 25 \,\mu A/V^{2} \qquad W = 0.75 \mu m$$

$$V_{Tp} = 0.4V \qquad V_{DD} = 2.5V \qquad 60$$


$$V_{OUT-SAT-p} = 1V \qquad V_{DD} = 2.5V \qquad 60$$

$$I_{p} = 25 \frac{\mu A}{V^{2}} \left(\frac{0.75}{0.25}\right) (2.5V - 1.25V - 0.4V) |V \qquad 20$$

$$= 63.8 \mu A \qquad \qquad 0 \qquad 3 \begin{array}{c} V_{OUT}(V) \\ V_{OUT}(V) \end{array}$$

Copyright 2001, Regents of University of California

Voltage Transfer Function for the 0.25 µm CMOS Inverter



Copyright 2001, Regents of University of California

Finding V_M for 0.25 μm Inverter At $v_{\mbox{\tiny M}},$

$$1) \quad \mathbf{V}_{\mathbf{OUT}} = \mathbf{V}_{\mathbf{IN}} = \mathbf{V}_{\mathbf{M}}$$

2) Both devices are in saturation

3)
$$I_{OUT-SAT-n} = I_{OUT-SAT-p}$$

 $I_{OUT-SAT-n} = k'_n \left(\frac{W}{L}\right)_n (V_{IN} - V_{Tn}) V_{OUT-SAT-n} =$
 $I_{OUT-SAT-p} = k'_p \left(\frac{W}{L}\right)_p (V_{DD} - V_{Tn}) V_{OUT-SAT-p}$
Substitute V_M Solve for V_M
For $(W/L)_n = 1.5$ and $(W/L)_p = 3.0 V_M$ is 1.17V

CMOS Short-Circuit Current

When V_{IN} is at an intermediate value both the NMOS and PMOS can conduct simultaneously.

If in addition V_{OUT} is at an intermediate value, both the NMOS and PMOS devices will have sizeable currents and only the difference between their currents will be flowing through the load.

Most of the current will simply flow from the power supply through both devices to ground as what is termed a 'shortcircuit current.'

Example for the above inverter at the an instant $V_{IN} = 1.25V$ and $V_{OUT} = 1.25V$ $I_p = 63.8 \ \mu A$ and $I_n = 77.5 \ \mu A$


This means 63.8 μ A flows directly to ground and only 13.7 μ A flows out of the load and into the NMOS and on to ground.

Lecture 23

Version Date 12/02/01

CMOS Inverter in Short-Circuit Condition

Assume the CMOS inverter from above with $V_{IN} = 1.25V$ and $V_{OUT} = 1.25V$ driving a 10 fF capacitor



What happens to the output signal?

The capacitor slowly discharges to try to find an output voltage that balances the NMOS and PMOS currents for the given value of V_{IN} .

$$\frac{\partial V}{\partial t} = \frac{I}{C} = \frac{13.7\,\mu A}{10\,fF} = 1.37 \left(V \,/\, ns \right)$$

$$\begin{split} I_{Discharge_Load} &= 13.7 \ \mu A \\ (We \ Used \ V_{IN} = V_{DD}/2) \\ & Copyright \ 2001, \ Regents \ of \ University \ of \ California \end{split}$$