

Lecture 25

Integrated Circuit Layout and Fabrication

- A) Assistance on HW #13
- B) CMOS Layout
- C) Process Flow
- D) Device Structure Evolution in Process Flow

Reading: Schwarz and Oldham, pp. 527-532

CMOS Device Parameters at 0.25 μm

Lecture 23

Gate length is 0.25 μm = 250 nm

$$V_{DD} = 2.5V$$

	V_T (V)	$V_{OUT-SAT}$ (V)	k' ($\mu\text{A}/\text{V}^2$)
NMOS	0.43	0.63	100
PMOS	0.4	1	25

These parameters are from re-fitting I vs. V data in Chapter 3 of the EECS 141 Text Book by Rabaey with saturation current model we are using in EE42.


Here $V_{IN} = V_{DD}$ is used to estimate the maximum I_{DS}

$$I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$$

$$I_{OUT-SAT-D} = \left(100 \mu\text{A}/\text{V}^2\right) \left(\frac{0.375}{0.25}\right) (2.5V - 0.43V)(0.63V) = 196 \mu\text{A}$$

Lecture 23

Voltage Transfer Function for the 0.25 μm CMOS Inverter



Lecture 23

Finding V_M for $0.25\ \mu\text{m}$ Inverter

At V_M ,

1) $V_{\text{OUT}} = V_{\text{IN}} = V_M$

2) Both devices are in saturation

3) $I_{\text{OUT-SAT-n}} = I_{\text{OUT-SAT-p}}$

Result will depend on
(W/L) ratios.

$$I_{\text{OUT-SAT-n}} = k'_n \left(\frac{W}{L} \right)_n (V_{\text{IN}} - V_{Tn}) V_{\text{OUT-SAT-n}} =$$

$$I_{\text{OUT-SAT-p}} = k'_p \left(\frac{W}{L} \right)_p (V_{\text{DD}} - V_{\text{IN}} - V_{Tp}) V_{\text{OUT-SAT-p}}$$

Substitute V_M Solve for V_M


For $(W/L)_n = 1.5$ and $(W/L)_p = 3.0$ V_M is **1.17V**

Lecture 23

Version Date 12/01/01

CMOS Inverter in Short-Circuit Condition

Assume the CMOS inverter from above with
 $V_{IN} = 1.25V$ and $V_{OUT} = 1.25V$ driving a 10 fF capacitor



$I_{\text{Short-Circuit}} = 63.8 \mu A$
 (We used $V_{IN} = V_{DD}/2$)

$I_{\text{Discharge_Load}} = 13.7 \mu A$
 (We Used $V_{IN} = V_{DD}/2$)

What happens to the output signal?

The capacitor slowly discharges to try to find an output voltage that balances the NMOS and PMOS currents for the given value of V_{IN} .


$$\frac{\partial V}{\partial t} = \frac{I}{C} = \frac{13.7 \mu A}{10 \text{ fF}} = 1.37 (V / ns)$$

Study this page carefully as three starting point mistakes were corrected.

Version Date 12/01/01

Lecture 24

Example CMOS Circuit



$$C_{LOAD} = (12+6+3+1.5)(0.4fF) = 9 fF$$

Worst case is $a=1, c=0,$
and b changes $1 \Rightarrow 0$

$$R = 2R_{DP} = 24k\Omega$$

$$\Delta t = 0.69(24k\Omega)(9 fF) = 149 ps$$

For comparison the inverter had a pull-up delay of 30 ps


Lecture 24

Fanout

Fanout is always ≥ 1 (there is always a load)

Gate capacitances sum and are charged by the driver resistance

One load device was included in the initial estimate of C_{LOAD} .



$$C'_{LOAD} = C_{LOAD} + (FO - 1)((W/L)_p + (W/L)_n)(C_{G/MS})$$

$$C'_{LOAD} = C_{LOAD} + (FO - 1)(1.5 + 3.0)(0.4 \text{ fF})$$

Assumes minimum length devices.

Lecture 24

Coping with Power Consumption

D.C. POWER

a.c. POWER

Tube: 300V x 20 mA = 6W

Bipolar Transistor: 5V x 20 mA = 200 mW

NMOS Transistor: 5V x 200 μA = 1 mW

CMOS Transistors: 5V x 100 nA = 0.5 μW

← True of every gate!

Assumes 1/2 of the gates change state

$$P_{\text{SHORT-CIRCUIT}} = (1/2) I_{\text{SHORT-CIRCUIT}} V_{\text{DD}} \tau_{30-70} f_{\text{CLOCK}}$$

$$= (1/2) (60 \mu\text{A}) 2.5\text{V} (0.1\text{ns}) (10^9) = 7.5 \mu\text{W}$$


Only the L => H takes energy from V_{DD}

$$P_{\text{DYNAMIC}} = (1/2)(1/2) C V_{\text{DD}}^2 f_{\text{CLOCK}}$$


$$= (1/2) (1/2)(10 \text{ fF}) (2.5)^2 10^9 = 15.6 \mu\text{W}$$

True for only active gates.


Combinatorial Logic and Clocked Latches: Wiring



Combinatorial Logic and Clocked Latches: Signal Flow




$$\tau_{\phi-HIGH} > \tau_{LO} + \text{Max}(\tau_{1E} \text{ or } \tau_{2E}) \quad \tau_{\phi-LOW} > \tau_{LM} \quad f_{CLOCK} = 1/(\tau_{\phi-HIGH} + \tau_{\phi-LOW})$$



- In the absence of gate voltage, no current can flow between S and D.
- Above a certain gate to source voltage V_t (the “threshold”), electrons are induced at the surface beneath the oxide. (Think of it as a capacitor.)
- These electrons can carry current between S and D if a voltage is applied.

MOS LAYOUT



What are device dimensions?




Gate Length = L

Gate Width = W

Gate Area (for capacitance) is $W \times L$ (because that is the thin oxide area covered by the gate)

Basic CMOS Inverter

Version Date 12/01/01




Example layout of CMOS Inverter

MOSFET "Identification"

01

Poly line crossing a thin oxide region → MOSFET


Polysilicon



**Is oxide region inside the n-well? If Yes, then PMOS;
If No, then NMOS**

NMOS Transistor Layout

("CAD View" = top view and 'Cut-Lines')




Develop cross sections along A-A and C-C

EXAMPLE NMOS Process Sequence


1. Starting material: p-type silicon. Grow 500 nm (5000 Å) of “field” SiO₂
2. Pattern oxide using the oxide mask
3. Grow 15 nm of “gate” SiO₂
4. Deposit 500 nm of n-type polysilicon
5. Pattern poly using the polysilicon mask
6. Implant arsenic (penetrates gate oxide, but not poly or field oxide) and anneal to form source and drain regions
7. Deposit 500 nm of SiO₂
8. Pattern oxide using contact mask (etch sufficiently long to clear oxide from all contact windows)
9. Deposit 1 μm of aluminum
10. Pattern aluminum with metal mask
11. Anneal at 450 °C to heal gate oxide damage and make good Si-Al contacts

NMOS A-A Cross Sections


Version Date 12/01/01



After
patterning
field oxide
and
growth of
gate oxide




After deposition
of polysilicon



NMOS A-A Cross Sections


Arsenic ion implantation after patterning polysilicon

As doesn't penetrate through 500nm-thick SiO₂




Deposited 500nm oxide


After annealing and oxide deposition



After contact and metal patterning and final anneal



Note: Step 8 removes gate oxide from contacts to source and drain regions...otherwise, there's no current! (Al must touch n-type silicon!)



Conceptual CMOS Process

Start with p-type wafer

Create N-Well

Grow thick oxide

Remove it in transistor areas

Grow gate oxide

Grow and pattern polysilicon for gates


Dope n channel source and drains

Dope p-channel source and drains

Deposit oxide over gates

Pattern contacts

Deposit and Pattern Metal



NEW

Need to protect p-mos areas

Need to protect n-mos areas

It looks like we need three more masks than in NMOS