

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

## EECS 42 Introduction to Electronics for Computer Science

### Andrew R. Neureuther

**Lecture #3 KCL, KVL, Circuit Elements**

- Kirchoff Current Law (and Bag case)
- Kirchoff Voltage Law
- Circuit elements symbols and I vs. V graphs

**Oldham and Schwarz: 2.1-2.2**  
**<http://inst.EECS.Berkeley.EDU/~ee42/>**

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### WHAT IF THE NET CURRENT WERE NOT ZERO?

Suppose imbalance in currents is  $1\mu\text{A} = 1\mu\text{C/s}$  (net current entering node)  
Assuming that  $q = 0$  at  $t = 0$ , the charge increase is  $10^{-6}\text{ C}$  each second  
or  $10^{-6}/1.6 \times 10^{-19} = 6 \times 10^{12}$  charge carriers each second

But by definition, the capacitance of a node to ground is ZERO because we show any capacitance as an explicit circuit element (branch). Thus, the voltage would be infinite ( $Q = CV$ ).

Something has to give! In the limit of zero capacitance the accumulation of charge would result in infinite electric fields ... there would be a spark as the air around the node broke down.

Charge is transported around the circuit branches (even stored in some branches), but it doesn't pile up at the nodes!

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

## KIRCHHOFF'S CURRENT LAW

Circuit with several branches connected at a node:

(Sum of currents entering node) - (Sum of currents leaving node) = 0

Alternative statements of KCL

- 1 "Algebraic sum" of currents entering node = 0  
where "algebraic sum" means currents leaving are included with a minus sign
- 2 "Algebraic sum" of currents leaving node = 0  
where currents entering are included with a minus sign

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

## KIRCHHOFF'S CURRENT LAW EXAMPLE

Currents entering the node:  $24\mu\text{A}$   
Currents leaving the node:  $-4\mu\text{A} + 10\mu\text{A} + i$

$$24 = 10 + (-4) + i$$

$$i = 18\mu\text{A}$$

Three statements of KCL

$\sum_{IN} i_{in} = \sum_{OUT} i_{out}$	$24 = -4 + 10 + i$	$\Rightarrow i = 18\mu\text{A}$	} EQUIVALENT
$\sum_{ALL} i_{in} = 0$	$24 - (-4) - 10 - i = 0$	$\Rightarrow i = 18\mu\text{A}$	
$\sum_{OUT} i_{out} = 0$	$-24 - 4 + 10 + i = 0$	$\Rightarrow i = 18\mu\text{A}$	

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

## KIRCHHOFF'S CURRENT LAW WITH A CAPACITOR AT A NODE

Circuit with several branches, including a capacitor

$q$  = charge stored at node is zero. If charge  $is$  stored, for example in the capacitor shown as branch 3, the charge is accounted for as the time-integral of  $i_3$ . Thus the charge is not over at the node; it is on the capacitor.

(Sum of currents entering node) - (Sum of currents leaving node) = 0

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

## KIRCHHOFF'S CURRENT LAW USING SURFACES

Example

Another example

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### Example of the use of KCL

At node X:

Current into X from the left:  
 $(V_1 - v_X)/R1$

Current out of X to the right:  
 $v_X/R2$

**KCL:**  $(V_1 - v_X)/R1 = v_X/R2$

Given  $V_1$ , This equation can be solved for  $v_X$

$v_X = V_1 R2 / (R1 + R2)$

Of course we just get the same result as we obtained from our series resistor formulation. (Find the current and multiply by R2)

$R1 = 1\text{ k}\Omega$   $R2 = 2\text{ k}\Omega$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### KVL EXAMPLE

Examples of Three closed paths:

①, ②, ③

Note that:  
 $V_2 = V_a - V_b$   
 $V_3 = V_c - V_b$

ref. node

Path 1:  
 $-v_a + v_2 + v_b = 0$   
 $\uparrow$   
 $v_a - v_b$   
YEP!

Path 2:  
 $-v_b - v_3 + v_c = 0$   
 $v_a = 5V$   $v_b = 3V$   $v_3 = 1V$

Path 3:  
 $-v_a + v_2 - v_3 + v_c = 0$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### BRANCH AND NODE VOLTAGES

The voltage across a circuit element is defined as the difference between the node voltages at its terminals

(since it's the reference)  
select as ref.  $\Rightarrow$  "ground"

Specifying node voltages: Use one node as the implicit reference (the "common" node ... attach special symbol to label it)

Now single subscripts can label voltages:  
e.g.,  $v_b$  means  $v_b - v_e$ ,  $v_a$  means  $v_a - v_e$ , etc.

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### BASIC CIRCUIT ELEMENTS

- Voltage Source (always supplies some constant given voltage - like ideal battery)
- Current Source (always supplies some constant given current)
- Resistor (Ohm's law)
- Wire ("short" - no voltage drop)
- Capacitor (capacitor law - based on energy storage in electric field of a dielectric S&O 5.1)
- Inductor (inductor law - based on energy storage in magnetic field in space S&O 5.1)

Lecture #4

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### KIRCHHOFF'S VOLTAGE LAW (KVL)

The algebraic sum of the "voltage drops" around any "closed loop" is zero.

Why? We must return to the same potential (conservation of energy).

Voltage drop  $\rightarrow$  defined as the branch voltage if the + sign is encountered first; it is (-) the branch voltage if the - sign is encountered first ... important bookkeeping

Closed loop: Path beginning and ending on the same node

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 3: 09/02/03 A.R. Neureuther  
Version Date 08/31/03

### IDEAL VOLTAGE SOURCE

Symbol

Note: The current and voltage are unassociated here.

Examples:  
1)  $V = 3V$   
2)  $v = v(t) = 160 \cos 377t$


Special cases:  
upper case  $V \rightarrow$  constant voltage ... called "DC"  
lower case  $v \rightarrow$  general voltage, may vary with time

Current through voltage source can take on *any* value (positive or negative) *but not infinite*

Copyright 2003, Regents of University of California

### IDEAL CURRENT SOURCE


"Complement" or "dual" of the voltage source: Current though branch is fixed and independent of the voltage across the branch



Actual current source examples – hard to find except in electronics (transistors, etc.), as we will see

upper-case I → DC (constant) value  
lower-case implies current could be time-varying  $i(t)$

### CURRENT SOURCE I vs. V Graph




If  $i$  is positive then we are confined to quadrants 4 and 1:

Remember the voltage across the current source can be *any* finite value (not just zero)


**When both I and V are negative is the current source absorbing or releasing power?**

And do not forget  $i$  can be positive or negative. Thus we can be in any quadrant.

### RESISTOR AND IT'S I vs. V Graph



Question: What is the current versus voltage (I vs. V) characteristic for a 1K $\Omega$  resistor? Draw on axis below.



Answer:  $V = 0 \Rightarrow I = 0$

$V = 1V \Rightarrow I = 1 \text{ mA}$


$V = 2V \Rightarrow I = 2 \text{ mA}$

etc

### VOLTAGE SOURCE I vs V Graph

Describe a two-terminal circuit element by plotting current vs. voltage

#### Ideal voltage source



What is the I vs. V graph for an ideal wire?

