EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther

Version Date 03/09/28

EECS 42 Introduction to Digital electronics Andrew R. Neureuther

Lecture # 11 Logic Implementation

- Logic Levels and Gate Circuits
- Combination of Logic Functions
- Synthesis from a Truth Table
- NAND Gate Synthesis
- XOR and Introduction to Timing

Midterm 10/2: Lectures # 1-9: 4 Topics — See slide 2

65 Min/23% Review 5 Tu and 5:30 W, 241 Cory

http://inst.EECS.Berkeley.EDU/~ee42/

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther

Version Date 03/09/28

First Midterm Exam: Topics

- Basic Circuit Analysis (KVL, KCL)
- Equivalent Circuits and Graphical Solutions for Nonlinear Loads
- Transients in Single Capacitor Circuits
- Node Analysis Technique and Checking Solutions

Exam is in class 9:40-10:45 AM, Closed book, Closed notes, Bring a calculator, Paper provided


Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther

Version Date 03/09/28

Example: Basic Circuit Analysis



Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther


Version Date 03/09/28


Example: Load-Line Method


Lets hook our 2K resistor + 2V source circuit up to an LED (light-emitting diode), which is a very nonlinear element with the IV graph shown below.

Again we draw the I-V graph of the 2V/2K circuit on the same axes as the graph of the LED. Note that we have to get the sign of the voltage and current correct!! (The sign of the current is reversed from I_{SC})

At the point where the two graphs intersect, the voltages and the currents are equal, in other words we have the solution.







EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther

Logic Gates

Version Date 03/09/28

These are circuits that accomplish a given logic function such as "OR". We will shortly see how such circuits are constructed. Each of the basic logic gates has a unique symbol, and there are several additional logic gates that are regarded as important enough to have their own symbol. The set is: AND, OR, NOT, NAND, NOR, and EXCLUSIVE OR.

Copyright 2003, Regents of University of California


EECS 42 Intro. Digital Electronics Fall 2003

Lecture 11: 03/09/30 A.R. Neureuther

Logic Circuits

Version Date 03/09/28

With a combination of logic gates we can construct any logic function. In these two examples we will find the truth table for the circuit.




It is helpful to list the intermediate logic values (at the input to the OR gate). Let's call them X and Y.


Now we complete the truth tables for X and Y, and from that for C. (Note that $X=A\bullet \overline{B}$ and $Y=B\bullet \overline{A}$ and finally C=X+Y)

Α	В	Х	Υ	С
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0


Interestingly, this is the same truth table as the EXCLUSIVE OR

Copyright 2003, Regents of University of California





EECS 42 Intro. Digital Electronics Fall 2003 Lecture 11: 03/09/30 A.R. Neureuther Version Date 03/09/28 The most common basic gates are NAND and NOR? В AB $\overline{A}B$ Not-AND = NAND0 0 0 1 0 1 0 $A+B \overline{A+B}$ Α В Not-OR = NOR0 0 0 1 0 $\overline{A+B}$



Lecture 11: 03/09/30 A.R. Neureuther

Version Date 03/09/28

How to Combine Gate to Produce a Desired Logic Function? (More basic Logical Synthesis)

Suppose we are given a truth table (all logic statements can be represented by a truth table). How can we implement the function?

Answer: There are lots of ways, but one simple way is implementation from "sum of products" formulation.

How to do this: 1) Write sum of products expression from truth table and 2) Implement using standard gates.

(Warning this is probably inefficient – we need to minimize, or simplify the expression. You will learn this in CS 150.)

Copyright 2003, Regents of University of California

