

EECS 42 Introduction to Digital Electronics

Andrew R. Neureuther


Lecture # 12 Physical Limits of Logic

- Midterm Results
- Timing Diagrams
- Capacitance Loading

<http://inst.EECS.Berkeley.EDU/~ee42/>

Logic Circuits

With a combination of logic gates we can construct any logic function. In these two examples we will find the truth table for the circuit.



It is helpful to list the intermediate logic values (at the input to the OR gate). Let's call them X and Y.

Now we complete the truth tables for X and Y, and from that for C. (Note that $X = A \cdot \bar{B}$ and $Y = B \cdot \bar{A}$ and finally $C = X + Y$)

A	B	X	Y	C
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

Interestingly, this is the same truth table as the EXCLUSIVE OR


Midterm Exam #1 Results

Ave	18.2	17.9	16.3	21.6	73.9
Ave/Max	0.73	0.72	0.65	0.86	0.74
Stdev	8.4	7.9	7.0	5.6	22.4
Stdev/Max	0.34	0.32	0.28	0.22	0.22

How to Combine Gate to Produce a Desired Logic Function? (More basic Logical Synthesis)

Example:




A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0



$$F = \bar{A}BC + A\bar{B}C$$

Logic Gates

These are circuits that accomplish a given logic function such as "OR". We will shortly see how such circuits are constructed. Each of the basic logic gates has a unique symbol, and there are several additional logic gates that are regarded as important enough to have their own symbol. The set is: AND, OR, NOT, NAND, NOR, and EXCLUSIVE OR.




Logical Synthesis Guided by DeMorgan's Theorem

DeMorgan's Theorem :

$$A + B + C = \overline{[\bar{A} \bar{B} \bar{C}]} \quad \text{or} \quad \bar{A} + \bar{B} + \bar{C} = \overline{[A B C]}$$

Example of Using DeMorgan's Theorem: **Build this circuit**



What Are Some Limitations of Digital?

It takes a lot of bits to represent even simple audio signals and if we convert a real-time audio signal to digital, we need to transmit a lot of bits every second.

Example: An ordinary audio signal is sampled every 50µs (to achieve 10KHz frequency performance) and evaluated (converted to digital form) to an accuracy of 1 part in 10,000. Every sample requires how many bits?

$2^{13} = 8,192$ and $2^{14} = 16,384$ so we need 14 bits for each sample. Now we need to transmit these bits 20,000 times per second. The bit rate is 280,000 baud!)


The transmission of digital signals as pulses through circuits and over transmission media leads to pulse degradation, just as analog signals are degraded. As a consequence, we must (a) detect and regenerate the signal before it gets "buried in the noise," and (b) accept that propagation delays are intrinsic to signal flow, and take these delays into account in our design (e.g., to avoid making a control decision based on a piece of information that has not yet arrived!). The RC transient lectures treated pulse degradation in real circuits quantitatively.

A 128M MPG gives only 1 hour playback!


Logic Gates – How are they built in practice?

A Valve is a Transistor V_{IN}


Current flows when V_{IN} is high
Can be modeled by a 10kΩ resistor



Valves in Series => NAND



Valves in Parallel => NOR




Since an "On" transistor is like a resistor the delay to 50% is given by $\tau_D = 0.69RC$

Note that R can depend on input data.

PHYSICAL LIMITATIONS OF LOGIC GATES

Computer Datapath: Connected logic gates




Every node in any circuit (such as the internal circuit of a NAND gate) has capacitance and all interconnects have resistance. Thus it takes time to charge these capacitances.

Thus, output of all circuits, including logic gates is **delayed** from input.

SIGNAL DELAY: TIMING DIAGRAMS


Show transitions of variables vs time



LOGIC GATE DELAY τ_D

Time delay τ_D occurs between input and output: "computation" is not instantaneous

Value of input at $t = 0^+$ determines value of output at later time $t = \tau_D$




Logical Synthesis of XOR


A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Inputs have different delays, but we ascribe a single worst-case delay τ_D to every gate

$F = A \cdot \bar{B} + \bar{A} \cdot B$
We Need a Timing Diagram!




Timing Diagram for Delays in Logic



EFFECT OF GATE DELAY

Cascade of Logic Gates



How many "gate delays for shortest path? ANSWER : 2

How many gate delays for longest path? ANSWER : 3

TIMING DIAGRAMS

Show transitions of variables vs time

Glitching: temporary switching to an incorrect value

