

EECS 42 Intro. Digital Electronics Fall 2003 Lecture 12: 10/07/03 A.R. Neureuther Logic Circuits Version Date 10/11/03 With a combination of logic gates we can construct any logic function. In these two examples we will find the truth table for the circuit. х It is helpful to list the intermediate logic values (at the input to the OR C B gate). Let's call them X and Y. Now we complete the truth tables for X and Y, and from that for C. (Note that $X = A \bullet \overline{B}$ and $Y = B \bullet \overline{A}$ and finally C = X + Y) and finally C = X + Y) Y С Х A В 0 0 0 0 0 Interestingly, this is the same truth table as the 0 1 0 1 1 EXCLUSIVE OR 0 1 0 1 1 0 0 0

1

1

| Mi | idterr | n Exa | m #1 | Result | S |
|-----------|--------|-------|------|--------|------|
| Ave | 18.2 | 17.9 | 16.3 | 21.6 | 73.9 |
| Ave/Max | 0.73 | 0.72 | 0.65 | 0.86 | 0.74 |
| Stdev | 8.4 | 7.9 | 7.0 | 5.6 | 22.4 |
| Stdev/Max | 0.34 | 0.32 | 0.28 | 0.22 | 0.22 |





















