

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

EECS 42 Introduction to Digital Electronics

Andrew R. Neureuther

These viewgraphs will be handed out in class 10/21/03

Lecture # 16 Logic with a State Dependent Device

S&O pp. 593-595, 604-606 (read for graphs and not physics or equations), plus Handout of these viewgraphs.

- A) State Dependent Device I_{OUT} vs. V_{OUT}
- B) Load Line Analysis for Logic Levels
- C) Voltage Transfer Characteristics
VTC = plot of V_{OUT} vs. V_{IN}
- D) 42S_NMOS Pull-Down Device and Logic

<http://inst.EECS.Berkeley.EDU/~ee42/>

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Logic Gates – How are they built in practice?

A Valve is a Transistor V_{IN}

Current flows when V_{IN} is high
Can be modeled by a $10k\Omega$ resistor

Valves in Series => NAND

Valves in Parallel => NOR

What goes in this box?

How does it affect digital performance?

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Digital Logic from State-Dependent Three-Terminal Devices

Three-terminal devices such as MOS transistors have **output characteristics** (such as I_{OUT} vs. V_{OUT} curves) on the output side that can be programmed by changing signals on the **input side** (such as the **input voltage**).

The input voltage V_{IN} can thus be viewed as changing or programming the 'State' of the **output** of the device.


Three-terminal devices whose input voltage V_{IN} or 'State' can be programmed can be used to make digital logic devices for computers whose **outputs** respond to **input signals**.

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

State-Dependent Three-Terminal Device Element

Copyright 2003, Regents of University of California



EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Terminology for a Logic Circuit

V_{DD} = Power supply voltage (D is from Drain) we do not draw the symbol.

Pull-Up Network = Set of devices used to carry current from the power supply to the output node to charge the output node to the power supply voltage.

Pull-Down Network = Set of devices used to carry current from the output node to ground to discharge the output node to ground.

I_{OUT} = Current for the device under study.

V_{TD} = Threshold Voltage value of V_{IN} at which the Pull-Down (NMOS transistor) begins to conduct.

$V_{OUT-SAT-D}$ = Value of V_{OUT} beyond which the current I_{OUT-D} saturates at the (drain) current saturation value $I_{OUT-SAT-D}$.

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Thevenin Model For Pull-Up Device

$V_{THEVENIN} = V_{DD}$
 $I_{OUT\ SHORT\ CIRCUIT} = (V_{DD}/R_{PULL\ UP})$
Example:
 $V_{DD} = 5V$ and $R_{PULL\ UP} = 100k\Omega$
 $V_{THEVENIN} = 5V$
 $I_{OUT\ SHORT\ CIRCUIT} = 50\ \mu A$

Thevenin looking this way

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Thevenin Model For Pull-Up Device

I_{OUT} vs. V_{OUT}
For the Pull-Up Resistor and V_{DD}

$I_{OUT}(\mu A)$

$V_{OUT}(V)$

I_{NORTON}

$V_{THEVENIN}$

I_{OUT} vs. V_{OUT} is constrained to be on this line by the circuit external to the three-terminal device

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Composite Current Plot for the Logic Circuit Three-Terminal Device Plus Load Line for the Pull-Up Device

$I_{OUT}(\mu A)$

$V_{OUT}(V)$

I_{NORTON}

$V_{THEVENIN}$

$V_{IN} = 5$

$V_{IN} = 3$

I_{OUT} vs. V_{OUT}

For a given state only one point satisfies both the external circuit and the three-terminal device

Note that when V_{OUT} is low current flows and power is consumed

$V_{IN} = 0 \ \& \ 1$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Voltage Transfer Function for the Logic Circuit

$V_{OUT}(V)$

$V_{IN}(V)$

$V_{IN} = 0 \ \& \ 1$

$V_{IN} = 3$

$V_{IN} = 5$

Sketch the curve

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Voltage Transfer Function: V_{OUT} vs. V_{IN}

The V_{OUT} vs. V_{IN} characteristic is another view of the logic gate that is used to determine the inverting and noninverting nature of a gate.

Inverting type

$V_{IN} = 0 \ \& \ 1$

$V_{IN} = 3, V_{IN} = 5$

Noninverting type

$V_{IN} = 0 \ \& \ 1$

$V_{IN} = 3, V_{IN} = 5$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Saturation Current 42S_NMOS Model

Current I_{OUT} only flows when V_{IN} is larger than the threshold value V_{TD} and the current is proportional to V_{OUT} up to $V_{OUT-SAT-D}$ where it reaches the **saturation current**

$$I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$$

Note that we have added an extra parameter to distinguish between threshold (V_{TD}) and saturation ($V_{OUT-SAT-D}$).

Example:
 $k_D = 25\ \mu A/V^2$ Use these values in the homework.
 $V_{TD} = 1V$
 $V_{OUT-SAT-D} = 1V$

$I_{OUT}(\mu A)$

$V_{OUT}(V)$

State 3 $V_{IN} = 3V$

Saturation (with V_{OUT})

Linear (with V_{OUT})

$V_{OUT-SAT-D}$

$$I_{OUT-SAT-PD} = 25 \frac{\mu A}{V^2} (3V - 1V) 1V = 50 \mu A$$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Drawing I_{OUT} as function of V_{IN} and V_{OUT} for the 42S_NMOS Pull-Down Device

The equations are expressly designed for EE42 to make it very simple to draw I_{OUT} vs. V_{OUT}

- 1) For $V_{IN} < V_{TD}$, the current is zero.
- 2) For $V_{IN} > V_{TD}$, first evaluate the current I_{OUT} at $V_{OUT} = V_{OUT-SAT-D}$ and plot the single point (I_{OUT}, V_{OUT})
- 3) Draw a line from this point to the origin to create the linear region.
- 4) Draw a horizontal line from this point to create the saturation region

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

States of 42S_NMOS are Voltage Levels of V_{IN}

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Composite Current Plot for the 42S_NMOS Logic Circuit

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Composite Current Plot for the 42S_NMOS Circuit with 200kΩ Load to Ground

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 16: 10/21/03 A.R. Neureuther
Version Date 10/18/03

Voltage Transfer Function for the 42S_NMOS Logic Circuit w/o Load

Copyright 2003, Regents of University of California