EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 17: 10/23/03 A.R. Neureuther

Version Date 10/18/03

EECS 42 Introduction Digital Electronics Andrew R. Neureuther

These viewgraphs will be handed out in class.

Lecture # 17 Logic with Complementary Devices S&O pp. 607-611 (read for graphs and not physics or equations), plus Handout of Wed Lectures.

- A)Discovering a Pull-Up Device
- B) Designing a Pull-Up Device
- C) EE 42 Pull-Up Device Model (42S_PMOS)
- D) Composite I_{OUT} vs. V_{OUT}
- E) Voltage Transfer Function and V_{MID} http://inst.EECS.Berkeley.EDU/~ee42/

EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 17: 10/23/03 A.R. Neureuther

Version Date 10/18/03

Problems and Opportunities in Logic Circuit Design

Problem #1: Significant wasted current and

power when V_{OUT} is low.


Problem #2: High value of V_{OUT} is adversely


affected by a load resistor.


Missed Opportunity: The value of the input control signal is not used to adjust the state of the pull-up device.


What if: If the pull-up device could be a state-dependent device what kind of device would we want?

Consider 2002 Remote of University of California










EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 17: 10/23/03 A.R. Neureuther Version Date 10/18/03 Designing the Complementary Device Into This Make This 100 100 I_{OUT}(µA $I_{\text{OUT}}(\mu A)$ 60 60 The curve sets are very similar but have two key changes. The creation of current with input State (VIN) is reverse ordered (and also shifted). The dependence on V_{OUT} is reversed in sign and shifted by $V_{\rm DD}$



EECS 42 Intro. Digital Electronics, Fall 2003 Version Date 10/18/03 **Saturation Current NMOS Model** Current I_{OUT} only flows when V_{IN} is larger than the threshold value V_{TD} and the current is proportional to V_{OUT} up to ${
m V_{OUT ext{-}SAT ext{-}D}}$ where it reaches the saturation current $I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$ Note that we have added an extra parameter to distinguish between threshold (V_{TD}) and saturation ($V_{OUT\text{-}SAT\text{-}D}$). 100 ∱I_{OUT}(µA) Example: $k_D = 25 \, \mu A/V^2$ $V_{TD} = 1 V$ State 3 $V_{IN} = 3V$ values in the $V_{OUT-SAT-D} = 1V$ Saturation (with V_{OUT}) homework. Linear (with V_{OUT}) $I_{OUT-SAT-PD} = 25 \frac{\mu A}{V^2} (3V - 1V) 1V = 50 \mu A$ 20

