

# EECS 42 Introduction to Electronics for Computer Science

## Andrew R. Neureuther


### Lecture # 20 Logic Transients

Handout of Monday Lecture.

- A) 2<sup>nd</sup> Midterm Review (Cont.)
  - B) Intenal Path Propagation Delay
  - C) Cascade CMOS elements
  - D) Logic Feedback creates memory
- <http://inst.EECS.Berkeley.EDU/~ee42/>

## OP-AMP AND USE OF FEEDBACK

A very high-gain differential amplifier can function in an extremely linear fashion as an operational amplifier by using negative feedback.



Circuit Model

Negative feedback  $\Rightarrow$  **Stabilizes** the output

We can show that that for  $A \rightarrow \infty$  and  $R_i \rightarrow \infty$ ,


$$V_0 \cong V_{IN} \cdot \frac{R_1 + R_2}{R_2}$$

Stable, finite, and independent of  
the properties of the OP AMP !


## IDEAL OP-AMPS ANALYSIS TECHNIQUE

Assumption 1: The **potential** between the op-amp input terminals,  $v_{(+)} - v_{(-)}$ , equals **zero**.

Assumption 2: The **currents** flowing into the op-amp's two input terminals both equal **zero**.



## CASCADE OP-AMP CIRCUITS




How do you get started on finding  $V_O$ ?

**Hint: Identify Stages**

**Hint:  $I_{IN}$  does not affect  $V_{O1}$**


See the further examples of op-amp circuits in the reader

## Composite Current Plot for the 42S\_NMOS Circuit with 200kΩ Load to Ground




Copyright 2003, Regents of University of California

## Composite $I_{OUT}$ vs. $V_{OUT}$ to Find Points That Satisfies Both Devices for Each $V_{IN}$




Copyright 2003, Regents of University of California

## Voltage Transfer Function for the Complementary Logic Circuit




Copyright 2003, Regents of University of California

## Switched Equivalent Resistance Network




Copyright 2003, Regents of University of California

## Logic Gate Propagation Delay: Initial State




Copyright 2003, Regents of University of California

## Logic Gate Propagation Delay: Transient



Copyright 2003, Regents of University of California

## Logic Gate: Worst Case Scenarios



What combination of previous and present logic inputs will make the Pull-Up the **fastest**?

**Fastest overall?**

What combination of previous and present logic inputs will make the Pull-Up the **slowest**?

**Slowest overall?**


What combination of previous and present logic inputs will make the Pull-Down the **fastest**?

What combination of previous and present logic inputs will make the Pull-Down the **slowest**?

Copyright 2003, Regents of University of California

## Logic Gate Cascade

To avoid large resistance due to many gates in series, logic functions with 4 or more inputs are usually made from cascading two or more 2-4 input blocks.



$B2 = V_{OUT1}$


The four independent input are A1, B1, A2 and C2.

A2 high discharges gate 2 without even waiting for the output of gate 1.

C2 high and A2 low makes gate 2 wait for Gate 1 output


Copyright 2003, Regents of University of California

## Feedback Can Provide Memory




Copyright 2003, Regents of University of California

## Example of the Opposite State



Copyright 2003, Regents of University of California


## Adding Memory Controls



Set-Reset Flip-Flop

Copyright 2003, Regents of University of California

## Adding a Clock



Clocked S-R Flip-Flop

Copyright 2003, Regents of University of California