

EECS 42 Introduction Digital Electronics

Andrew R. Neureuther


Lecture # 22 Latches and Pipelining

Handout of This Lecture.


- A) Timing Diagram for a Clocked Latch
- B) Pipelining
- C) Latency and Throughput

<http://inst.EECS.Berkeley.EDU/~ee42/>

Latch Work Best In Pairs



Example of Circuits to Integrate with Latches




$$\tau_{PD_CASCADE} = \tau_{PD_1} + \tau_{PD_2}$$

$$\tau_{HL} = 3\tau_{INV}$$

$$\tau_{LH} = 3\tau_{INV}$$

Logic Worst Case Delays



$$\tau_{LH} = 2\tau_{INV}$$


$$\tau_{HL} = 2\tau_{INV}$$

$$\tau_{LH} = 2\tau_{INV}$$


$$\tau_{HL} = 3\tau_{INV}$$

$$\tau_{LH} = 3\tau_{INV}$$


Latch Implementation: Lumped




Latch Operation: Lumped



Latch Implementation: Pipelined




Latch Operation: Pipelined



Latch Timing Diagram


A1 = 0
 B2 = 1
 C2 = 0
 B1
 1 => 0



Latency 32 inverter delays

Throughput = $1/(20 \times 345\text{ps}) = 0.145 \text{ GHz}$

Clock Optimization: Pipelined



$$\tau_{\text{HIGH}} = \tau_{L_EXT} + \max(\tau_{\text{GATE1}}, \tau_{\text{GATE2}})$$

$$\tau_{\text{LOW}} = \tau_{L_INT}$$

Latency and Throughput

Latency L is the delay between the rising edge of the clock on L0 and the data being valid internally in the last latch.

$$L_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$L_{PIPELINED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{L_INT} + \tau_{L_EXT} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 12\tau_{INV}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$P_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$F_{LUMPED} = 1/8(345ps) = 0.36 \text{ GHz}$$

$$P_{PIPELINED} = \tau_{L_EXT} + \text{MAX}(\tau_{GATE1}, \tau_{GATE2}) + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 6\tau_{INV} \quad F_{PIPELINED} = 1/6(345ps) = 0.48 \text{ GHz}$$

Another Example

