

EECS 42 Introduction Digital Electronics

Andrew R. Neureuther

Lecture # 22 Latches and Pipelining


Handout of This Lecture.

- A) Timing Diagram for a Clocked Latch**
- B) Pipelining**
- C) Latency and Throughput**

<http://inst.EECS.Berkeley.EDU/~ee42/>


Copyright 2003 , Regents of University of California

Latch Work Best In Pairs



Copyright 2003 , Regents of University of California

Example of Circuits to Integrate with Latches




$$\tau_{PD_CASCADE} = \tau_{PD_1} + \tau_{PD_2}$$

$$\tau_{HL} = 3\tau_{INV}$$

$$\tau_{LH} = 3\tau_{INV}$$

Copyright 2003, Regents of University of California

Logic Worst Case Delays



$$\tau_{LH} = 2\tau_{INV}$$

$$\tau_{HL} = 2\tau_{INV}$$


$$\tau_{LH} = 2\tau_{INV}$$

$$\tau_{HL} = 3\tau_{INV}$$

$$\tau_{LH} = 3\tau_{INV}$$


Copyright 2003, Regents of University of California

Latch Implementation: Lumped




Copyright 2003 , Regents of University of California

Latch Operation: Lumped




Copyright 2003 , Regents of University of California

Latch Implementation: Pipelined




Copyright 2003 , Regents of University of California

Latch Operation: Pipelined




Copyright 2003 , Regents of University of California



Copyright 2003, Regents of University of California

Clock Optimization: Pipelined



$$\tau_{HIGH} = \tau_{L_EXT} + \max(\tau_{GATE1}, \tau_{GATE2})$$

$$\tau_{LOW} = \tau_{L_INT}$$

Copyright 2003, Regents of University of California

Latency and Throughput

Latency L is the delay between the rising edge of the clock on L0 and the data being valid internally in the last latch.

$$\begin{aligned} L_{\text{LUMPED}} &= \tau_{\text{L_EXT}} + \tau_{\text{GATE1}} + \tau_{\text{GATE2}} + \tau_{\text{L_INT}} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 8\tau_{\text{INV}} \end{aligned}$$

$$\begin{aligned} L_{\text{PIPELINED}} &= \tau_{\text{L_EXT}} + \tau_{\text{GATE1}} + \tau_{\text{L_INT}} + \tau_{\text{L_EXT}} + \tau_{\text{GATE2}} + \tau_{\text{L_INT}} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 12\tau_{\text{INV}} \end{aligned}$$


Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$\begin{aligned} P_{\text{LUMPED}} &= \tau_{\text{L_EXT}} + \tau_{\text{GATE1}} + \tau_{\text{GATE2}} + \tau_{\text{L_INT}} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 8\tau_{\text{INV}} \\ F_{\text{LUMPED}} &= 1/8(345\text{ps}) = 0.36 \text{ GHz} \end{aligned}$$

$$\begin{aligned} P_{\text{PIPELINED}} &= \tau_{\text{L_EXT}} + \text{MAX}(\tau_{\text{GATE1}}, \tau_{\text{GATE2}}) + \tau_{\text{L_INT}} \\ &= 2\tau_{\text{INV}} + 2\tau_{\text{INV}} + 2\tau_{\text{INV}} = 6\tau_{\text{INV}} \quad F_{\text{PIPELINED}} = 1/6(345\text{ps}) = 0.48 \text{ GHz} \end{aligned}$$

Copyright 2003, Regents of University of California

Another Example



Copyright 2003, Regents of University of California