EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuthe

Version Date 11/30/03

EECS 42 Introduction to Digital Electronics

Lecture # 25 Microfabrication

Handout of This Lecture.

Today: how are Integrated Circuits made?

- Silicon wafers
- Oxide formation by growth or deposition
- Other films
- Pattern transfer by lithography

http://inst.EECS.Berkeley.EDU/~ee42/

EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuther

Version Date 11/30/03 **Integrated Circuits**

- J. Kilby, Texas Instruments and R. Noyce, Fairchild, circa 1958.
- Make the entire circuit at one time ... using concepts borrowed from printing technology
- · What do we need?
 - a substrate for the circuit
 - a way to dope regions of silicon n or p type
 - insulating and conducting films to form the MOS transistor and interconnect it
 - processes for etching patterns into these films

EECS 42 Intro. Digital Electronics, Fall 2003

Version Date 11/30/03

Early 21st Century IC Technology

- Many levels of electrical interconnect (Cu)
 - Ten-level metal is entering production
- MOSFET is shrinking:
 - gate lengths of $10 \text{ nm} = 0.01 \mu\text{m}$ have been demonstrated by Intel, TSMC, AMD, → new device structures are based on late 1990s UC Berkeley research (Profs. Hu, King, and Bokor)
- Technology/economic limits ...
 - Roadblocks to increasing density are a huge challenge around 2015

Version Date 11/30/03

Complexity of IC Metallization



IBM Microelectronics Gallery

Colorized scanning-electron micrograph of the copper interconnect layers, after removal of the insulating layers by a chemical etch

Note: all > 10⁸ connections must work or the chip doesn't function. Current Berkeley research (Prof. Bora Nikolic) is directed at fault-tolerant design methodologies


EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuther

Version Date 11/30/03

Silicon Substrates (Wafers)

Crystals are grown from the melt in boules (cylinders) with specified dopant concentrations. They are ground perfectly round and oriented (a "flat" is ground along the boule) and then sliced like salami into wafers.



Typical wafer cost: \$50

Sizes: Today 200 mm or 300 mm in diameter


EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuther

Version Date 11/30/03


Adding Dopants to Silicon


A finished wafer can have dopants added to its surface by a combination of ion implantation and annealing (heating the silicon wafer to > 800°C



Features: crystal structure of the wafer is destroyed due to ion impact at energies of 20 keV - 5 MeV ... damage can be as deep as 1 um below surface

Annealing heals the damage ... nearly perfectly. The B or As or P atoms end up as substitutional impurities on lattice sites






EECS 42 Intro, Digital Electronics, Fall 2003

Vamion Date 11/30/03

Deposited IC Materials

Polycrystalline silicon (polysilicon or simply "poly")

Wafer is heated to around 600 °C and a silicon-containing gas (SiH₄) is passed over it; a surface reaction results in a deposited layer of silicon: $SiH_4 = Si + 2H_2$



Chemical Vapor Deposition

Properties: Sheet resistance can be fairly low (e.g. if doped heavily and 500 nm thick, R_{\Box} = 20 Ω/\Box). It can withstand high temperature anneals. \rightarrow major advantage for MOS gates

EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuther

Version Date 11/30/03

More Deposited Materials

Silicon Dioxide: Similar process (SiH₄ + 0₂) at 425°C useful as an insulator between conducting layers

Metal films: (aluminum and copper)

Deposited at near room temperature using a "sputtering" process (Highly energetic argon ions batter the surface of a metal target, knocking atoms of loose which land on the surface of the wafer.)

Other films:

Special insulating layers with low dielectric constants, thin ceramic films (e.g., TiN) that are useful to keep materials from interacting during subsequent processing

EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: 12/02/03 A.R. Neureuther

Patterning the Layers - Lithography

Goal: Transfer the desired pattern information to the wafer

Fabrication process = sequence of processes in which layers are added or modified and each layer is *patterned*, that is selectively removed or selectively added according to the circuit desired

Photolithography: invented circa 1822 by Nicéphore Niépce (France) – early pioneer in photography

Process for transferring a pattern in parallel (like printing)

Equipment , Materials, and Processes needed:

- 1. A mask (... where do we find masks, anyway?)
- 2. A photosensitive material (called photoresist)
- 3. A light source and method of projecting the image of the mask onto the photoresist ("printer" or "projection stepper" or "projection scanner")
- 4. A method of "developing" the photoresist, that is removing it where the
- A method for then transferring the pattern from the photoresist to the layer underneath it, for example by etching the film, with some areas protected


EECS 42 Intro. Digital Electronics, Fall 2003


Lecture 25: 12/02/03 A.R. Neureuther


Version Date 11/30/03


Pattern Transfer Overview


- A designer lays out a pattern for each layer in the circuit... the metal wiring layer, the transistor gate layer, etc. much like an architect lays out a city plan
- The patterns are created in an opaque material on a clear glass plate the "mask". One mask is made for each layer. (Perhaps a total of 20)
- The wafer is prepared by coating its surface with a photo-sensitive polymer (today short-wavelength ("deep") UV light is used because smaller patterns can
- The wafer is exposed in a kind of specialized "camera".. The projection stepper or scanner which has a light source, optics and holds the mask with the desired pattern. It is capable of aligning every pattern up with the patterns underneath to very high precision. Today's steppers cost circa \$5M-\$10M.
- The photoresist on the exposed wafer is "developed" by immersion in a liquid which removes the resist wherever the light has hit it.
































EECS 42 Intro. Digital Electronics, Fall 2003

EXAMPLE NMOS Process Sequence

1. Starting material: p-type silicon. Grow 500 nm (5000 Å) of "field" SiO₂

2. Pattern oxide using the oxide mask

3. Grow 15 nm of "gate" SiO₂

4. Deposit 500 nm of n-type polysilicon

5. Pattern poly using the polysilicon mask

6. Implant arsenic (penetrates gate oxide, but not poly or field oxide) and anneal to form source and drain regions

7. Deposit 500 nm of SiO₂

8. Pattern oxide using contact mask (etch sufficiently long to clear oxide from all contact windows)

9. Deposit 1 µm of aluminum

10. Pattern aluminum with metal mask

11. Anneal at 450 °C to heal gate oxide damage and make good Si-Al contacts

