




EECS 42 Intro. Digital Electronics, Fall 2003 Lecture 26: 12/04/03 A.R. Neureuther Version Date 11/30/03 **Review for the Final Exam** \* Possible Bonus = 2/3 best +1/3 worst **Likely 7 Problems** Midterm Bonus = 2/3 best +1/3 worst Transients\* **Logic Functions and Timing Diagrams** Circuit Analysis with dependent Sources Op-Amps\* Load Line and Static Analysis of Logic Gates CMOS Logic Functions, Delay, Latches Diode Circuit Analysis, Voltage Controlled R See Web Site under Exams for Coverage, Review Sessions and Office Hours Copyright 2003, Regents of University of California

































































EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 26: 12/04/03 A.R. Neureuther Version Date 11/30/03

## Lecture 22

## Latency and Throughput

Latency L is the delay between the rising edge of the clock on L0 and the data being valid internally in the last latch.

$$\begin{split} L_{LUMPED} &= \tau_{L\_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV} \end{split}$$

$$\begin{split} L_{PIPLINED} &= \tau_{L\_EXT} + \tau_{GATE1} + \tau_{L\_INT} + \tau_{L\_EXT} + \tau_{GATE2} + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} \\ \end{split}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$\begin{split} P_{LUMPED} &= \tau_{L\_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV} \end{split}$$

 $F_{LUMPED} = 1/8(345ps) = 0.36 \text{ GHz}$ 

$$\begin{split} P_{PIPELINED} &= \tau_{L\_EXT} + MAX(\tau_{GATE1}, \tau_{GATE2}) + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 6\tau_{INV} \quad F_{PIPLINED} = 1/6(345ps) = 0.48 \text{ GHz} \end{split}$$

Copyright 2003, Regents of University of California

EECS 42 Intro. Digital Electronics, Fall 2003

Lecture 25: on blackboard

Lecture 26: 12/04/03 A.R. Neureuther

Version Date 11/30/03

Limitations of Power Consumption

- · The resistive load of NMOS results in D.C. current and hence static power consumption given by the product of current times voltage.
- · CMOS avoids this static loss as the pull-up device shuts off the current completely.
- CMOS still suffers a.c. power consumption that is proportional to the switching frequency.
- · The energy expended per cycle of in charging and discharging can never be less than CV2

Copyright 2003, Regents of University of California

