EE 42 - Introduction to Electronics for Computer Science
Fall 2003,
Prof. A. R. Neureuther
Dept. EECS, 510 Cory neureuth@eecs.berkeley.edu 642-4590
UC Berkeley Office Hours M1, Tu, Tu 10:30-11:30, F 1
Course Web Site
http://www -inst.eecs.berkeley.edu/~ee42/

# Problem Set \# 9 <br> Due:1 PM Nov 5th, 2003 in box in 240 Cory Midterm Thursday November 6th 

In class, Closed Book, Closed Notes, Device Equations Provided
Review Session \#1: 5 PM Tuesday Nov $4^{\text {th }}$, meet at 241 Cory
Review Session \#2: 6 PM Wednesday Nov 5th, meet at 241 Cory

### 9.1 Delay in Transistor Circuits

Use the logic circuit to the right with $\mathrm{R}_{\mathrm{PU}}=20 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{PD}}=10 \mathrm{k} \Omega$, and $\mathrm{C}=20 \mathrm{fF}$.
a) For a transition from high voltage to low voltage, where $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, determine the delay in the system.
b) For a transition from low to high voltage, determine the delay in the system.
c) What could you do to improve worst case delay by a factor of 2?

### 9.2 More Delay, and Delay Compensation

Take the following model of a logic circuit. $\mathrm{C}=20 \mathrm{fF}$.
a) Determine the truth table for this circuit. What kind of logic gate is this? (Suppose A \& B are input voltages controlling the switches. On pull-up, if control is low, you close the switch. On pull-down, if control is high, you close the switch. Otherwise, the switch is open)
b) Given that all resistors are $10 \mathrm{k} \Omega$, determine worst case delay from low to high voltage. Assume the pull-up and pull-down networks never "pull" at the same time.
c) Determine the worst case delay from high to low voltage.
d) What could you do to equalize the worst case delays? (Hint adjust the W/L
 to adjust the resistance.)

### 9.3 Review on Op-Amps

For the Op -Amp circuit to the right find $\mathrm{V}_{\text {OUT1 }}$ and $\mathrm{V}_{\text {OUT2 }}$ as a function of $\mathrm{V}_{\mathrm{IN} 1}$. Be sure to show your fundamental assumptions. (Watch out this circuit may not be very useful.)


### 9.4 Review on Three Terminal Devices

Use the EE42 Device Equations. $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{R}=60 \mathrm{k} \Omega$.
a) Plot the $\mathrm{I}_{\text {Out }} \mathrm{vs}$. V Out $_{\text {graph for the circuit external to the NMOS. }}^{\text {dit }}$
b) Determine the NMOS current and voltage when $\mathrm{V}_{\text {IV }}=0,1,2$, and 3 V .
c) Sketch a rough plot of $\mathrm{V}_{\text {out }}$ vs. $\mathrm{V}_{\text {IN }}$ from your data in b ).

$$
\begin{aligned}
& I_{\text {OUT-SAT-n }}=k_{n}^{\prime}\left(\frac{W}{L}\right)_{n}\left(V_{I N}-V_{T n}\right) V_{\text {OUT-SAT-n }} \\
& I_{\text {OUT-SAT-p }}=k_{p}^{\prime}\left(\frac{W}{L}\right)_{p}\left(V_{D D}-V_{I N}-\left|V_{T_{p}}\right|\right) V_{\text {OUT-SAT-p }}
\end{aligned}
$$

|  | $\mathrm{V}_{\mathrm{T}}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT-SAT }}(\mathrm{V})$ | $\mathrm{k}^{\prime}\left(\mu \mathrm{A} / \mathrm{V}^{2}\right)$ |
| :---: | :---: | :---: | :---: |
| NMOS | 0.43 | 0.63 | 100 |
| PMOS | 0.4 | 1 | 25 |

