12.1 Diode Model Comparison

Gallium arsenide diodes are pn-junctions that use a different substrate material, resulting in different diode characteristics. Suppose for this problem only that all diodes carry a large signal voltage of 1.4V, and have a saturation current $I_0 = 10^{-25}$.

a) Given the provided gallium arsenide diode circuit to the right, draw a sketch of the IV characteristic of the diode using the exponential equation provided in lecture. Then, use load line analysis to determine the operating point of the circuit.

The IV characteristic of the diode is given by the equation $I = I_0(e^{V/V_{th}} - 1)$. For the circuit’s IV characteristic, take the circuit and find its Thevenin equivalent. The equivalent open circuit voltage is given by a voltage divider across the 4k resistor, resulting in:

$$V_{th} = \frac{4}{(4+1)} \times 3V = 2.4V, R = (1k||4k) = 800\Omega, I = \frac{2.4V}{800\Omega} = 3mA$$

Looking at the diagram, a voltage and current of (1.3V, 1.35mA) can be determined.

b) Repeat the above exercise, this time using the large signal model of the diode.

Looking at the diagram, a voltage and current of (1.4V, 1.25mA) can be determined.

The results from either model are nearly identical → the large signal model is a good approximation.
12.2 Usage of Diodes in Circuits
Use the circuit provided to the right. Assume the provided diode is silicon.
a) Assuming that the diode in the circuit acts as a perfect rectifier, and that the input voltage source generates a square wave with a frequency of 1kHz, a high voltage of 100mV and a low voltage of 0, draw a sketch of the voltage on the output resistor over a 10ms interval.

b) Repeat part (a), using the large signal diode model.

![Graph showing voltage over time](image1)

![Graph showing voltage over time](image2)

c) What kind of circuit is this? What kinds of applications could it be used for?
The ability to follow a rising input voltage closely and the slow discharge of the capacitor when the diode is reverse biased make this circuit a useful envelope detector.

12.3 IC Resistors, MOS as Voltage Controlled Resistors
a) Suppose a silicon resistor with a Group III dopant concentration of $10^{16}$ cm$^{-3}$. If the resistor is sized at 9µm length, 3µm width and 1µm thickness, what is the resistance? (Be sure to use the mobility values provided in lecture). Determine also the sheet resistance of this resistor.

\[
R = \frac{1}{(\mu n q)(L/Wt)} = \frac{1}{(500 \text{cm}^2/\text{Vs})(10^{16} \text{cm}^{-3})(1.602 \times 10^{-19} \text{C})} \times \frac{9 \times 10^{-4} \text{cm}}{(3 \times 10^{-4} \text{cm})(1 \times 10^{-4} \text{cm})} \\
= 37.45 \text{k}\Omega
\]

The sheet resistance is \( R = R(W/L) = \frac{12.48 \text{k}\Omega}{\text{cm}} \)
b) Suppose you have a MOS transistor or capacitor where the oxide thickness is 70 nm. Using the notion that capacitance is \( C_{ox} = \varepsilon A/d \), where \( A \) represents cross-sectional area and \( d \) represents thickness, and determine the capacitance across the gate of the transistor (determine capacitance of the oxide) per unit area.
\[
C = \varepsilon / t = (3.9)(8.85 \times 10^{-14} \text{F/cm})/(70 \times 10^{-7} \text{cm}) = 4.93 \times 10^{-8} \text{F/cm}^2
\]

\[
c) \text{ It is often the case that when the transistor is biased at an operating voltage, the equation } Q = (V - V_T) C \text{ for some range of input voltages } V, \text{ given a threshold } V_T = 0.43 \text{V and total gate capacitance } C. \text{ If the transistor gate has a } 360 \text{ nm width and a } 180 \text{ nm length, what is the total charge in the channel of the transistor?}
\]
\[
Q = (2.5 \text{V} - 0.43 \text{V})(4.93 \times 10^{-8} \text{F/cm}^2)(360 \times 10^{-7} \text{cm})(180 \times 10^{-7} \text{cm}) = 6.61 \times 10^{-17} \text{C}
\]

\[
d) \text{ Use this amount of mobile charge and the fact that mobility is the standard set of numbers from lecture, and calculate the resistance of the MOSFET. Determine how resistance would vary from NMOS to PMOS.}
\]
\[
R = 1/(Q\mu)(L/W)
\]
Using this equation,
\[
R_{NMOS} = 1/[(6.61 \times 10^{-17} \text{C})(500 \text{cm}^2/\text{Vs})](180 \text{nm}/360 \text{nm}) = 1.51 \times 10^{13} \Omega
\]
\[
R_{PMOS} = 1/[(6.61 \times 10^{-17} \text{C})(150 \text{cm}^2/\text{Vs})](180 \text{nm}/360 \text{nm}) = 5.04 \times 10^{13} \Omega
\]

\[
e) \text{ If this were NMOS, what would be the size ratio of an equivalent resistance PMOS?}
\]
An equivalent resistance PMOS would have a \((L/W)\) ratio that was \((10/3)(L_{NMOS}/W_{NMOS})\)
In other words, the \( W/L \) value for an equivalent resistance PMOS at this dopant concentration would be 0.3 times the value for an NMOS.