Problem 1: Hazards

Consider the standard single-cycle RISC-V datapath and control unit:

a) The following proposed instructions require new hardware be added to the datapath. Draw the updated diagram to support the following instructions.

   i) \text{add rd, rs1, rs2, rs3: } rd = rs1 + rs2 + rs3
   
   ii) \text{swadd rs1, rs2, imm: } M[rs1] = rs2 + imm

b) Manufacturing defects could make certain circuits non-functional or can force signals to a particular value. For the following defects, select the instructions that would \textit{not} work if the defect was present and explain why.
(a) Adder in the ALU doesn’t work
  • sll
  • beq
  • sw
  • jal

(b) RegWEn is stuck at 0
  • lw
  • sw
  • add
  • beq

(c) ASel is stuck at 0
  • jalr
  • addi
  • beq
  • auipc

Problem 2: Pipelines

Assume the datapath is pipelined as such:

<table>
<thead>
<tr>
<th>Instruction Fetch (IF)</th>
<th>Execute (EX)</th>
<th>Memory + Writeback (MWB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read from IMEM</td>
<td>Regfile read</td>
<td>DMEM access</td>
</tr>
<tr>
<td>Generate immediate</td>
<td>Branch comparison</td>
<td>Regfile writeback</td>
</tr>
<tr>
<td>Decode instruction</td>
<td>ALU operation</td>
<td></td>
</tr>
</tbody>
</table>

a) No forwarding has been implemented. For the following assembly, finish out the pipeline table and find out how many cycles it takes to implement (the following table is just an example and is not drawn fully).

```
add x0, x1, x2
sub x3, x2, x4
add x0, x3, x4
or x3, x2, x1
and x4, x1, x0
xor x2, x1, x4
add x1, x2, x0
```

```
<table>
<thead>
<tr>
<th>Cycle</th>
<th>IF</th>
<th>EX</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>add</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>sub</td>
<td>add</td>
<td>-</td>
</tr>
</tbody>
</table>
```

b) Assume the same instructions are implemented on a 5-stage CPU as shown in the following diagram. Redraw the pipeline diagram to add necessary components so ALU \(\rightarrow\) ALU forwarding is implemented, and redo the pipeline table. How many cycles does it take now?
Problem 3: Branch Prediction

For the following assembly code implemented on the 5-stage pipeline diagram shown in the previous problem and ALU forwarding is implemented, fill out the pipeline table. Do this for the following two cases: 1) pc+4 is always taken 2) branch is always taken.

```assembly
0x00: li x0, 3
0x04: li x1, 7
0x08: add x2, x0, x1
0x0c: li x3, 10
0x10: bne x3, x2, 0x0c
0x14: addi x0, x3, 5
0x18: subi x3, x3, 5
0x1c: addi x0, x3, 6
0x20: nop
```