Discussion Section 12

Sean Huang April 24, 2021



Faults

- Design Fault
 - Systematic issue with design
 - Affects all instances equally
- Manufacturing Fault
 - Issue at manufacturing stage
 - Affects particular batch of devices
- Runtime Fault
 - Caused by random events (e.g. particle strike)
 - Affects devices randomly depending on history of use



Failure Mechanisms

- Hot Carrier Injection
 - Strong current + gate field can embed carriers into oxide
 - Eventually builds up voltage, renders device unusable
- Time-Delayed Dielectric Breakdown (TDDB)
 - Over time, a shorting path forms in gate oxide
- Electromigration
 - Electron drift current pushes metal atoms out of position, eventually breaking connections



Error Correction Codes

- Runtime errors are unpredictable, but can guard against them
- Can introduce encoding schemes that help detect and correct errors



Error Correction Codes

- Simplest ECC is a single parity bit
- Can detect an odd number (1-bit, 3-bit, etc.) of errors
- Indicates that an error occurred, but no way to determine which bit flipped
- Can we combine parity bits?





Hamming Code

- Use a set of parity bits to determine the error bit
- Choose parity bits to represent different groups of bits
- Each bit of data covered by a unique combination of parity bits
- Can identify and correct a single bit of error (SECSED)

Bit position number $001 = 1_{10}$ $011 = 3_{10}$ } p₁ $101 = 5_{10}$ $111 = 7_{10}$ $010 = 2_{10}$ $011 = 3_{10}$ p_2 $110 = 6_{10}$ $111 = 7_{10}$ $100 = 4_{10}$ $101 = 5_{10}$ p₃ $110 = 6_{10}$ $111 = 7_{10}$



• Index the bits starting at 1



- Index the bits starting at 1
- Add parity bits to the places at powers of 2
 - Parity bits would be in positions 1,2,4,8,16, ...

$p_1 p_2 1 p_4 0 1 1 p_8 0 1 1 0$



- Index the bits starting at 1
- Add parity bits to the places at powers of 2
 - Parity bits would be in positions 1,2,4,8,16, ...
- Each parity bit is responsible for a different group of bits
 - Each bit covers its respective power of 2 in the bit index starting from itself (slide 6)





- Index the bits starting at 1
- Add parity bits to the places at powers of 2
 - Parity bits would be in positions 1,2,4,8,16, ...
- Each parity bit is responsible for a different group of bits
 - Each bit covers its respective power of 2 in the bit index starting from itself (slide 6)

 $1 p_1 p_2$ $0 p_1 p_4$ $1 p_2 p_4$ $1 p_1 p_2 p_4$ $0 p_1 p_8$ $1 p_2 p_8$ $1 p_1 p_2 p_8$ $0 p_4 p_8$



- Index the bits starting at 1
- Add parity bits to the places at powers of 2
 - Parity bits would be in positions 1,2,4,8,16, ...
- Each parity bit is responsible for a different group of bits
 - Each bit covers its respective power of 2 in the bit index starting from itself (slide 6)
- Set parity bits by taking XOR of all the data bits they cover



• Identify the wrong bit using the parity bits





- Identify the wrong bit using the parity bits
- Check all parity bits to see which ones are invalid
 - p_2 and p_4

- $\mathbf{p}_1 \quad 1 = 1 \oplus 0 \oplus 1 \oplus 0 \oplus 1 \oplus 0$
- $p_2 \quad 1 \neq 1 \oplus \mathbf{0} \oplus 1 \oplus 1 \oplus 1$
- $\mathbf{p_4} \qquad \mathbf{0} \neq \mathbf{0} \oplus \mathbf{0} \oplus \mathbf{1} \oplus \mathbf{0}$
- $\mathbf{p_8}$ $0 = 0 \oplus 1 \oplus 1 \oplus 0$



- Identify the wrong bit using the parity bits
- Check all parity bits to see which ones are invalid
 - p₂ and p₄
- Find bit covered by these parity bits

 $1 p_1 p_2$ $0 p_1 p_4$ $\mathbf{p}_2 \mathbf{p}_4$ $1 p_1 p_2 p_4$ $0 p_1 p_8$ $1 p_2 p_8$ $1 p_1 p_2 p_8$ $0 p_4 p_8$



- Identify the wrong bit using the parity bits
- Check all parity bits to see which ones are invalid
 - p₂ and p₄
- Find bit covered by these parity bits
- Identified error bit and can correct

 $1 p_1 p_2$ $\mathbf{p}_1 \mathbf{p}_4$ $1 p_2 p_4$ $1 p_1 p_2 p_4$ $() p_1 p_8$ $1 p_2 p_8$ $1 p_1 p_2 p_8$ $0 p_4 p_8$



• What if there are 2 error bits?





- What if there are 2 error bits?
- Parity bit p₂ would not detect this error
 - This would appear like the last data bit had the bit error!

 $1 p_1 p_2$ $0 p_1 p_4$ $0 p_2 p_4$ $1 p_1 p_2 p_4$ $0 p_1 p_8$ $0 p_2 p_8$ $p_1 p_2 p_8$



- What if there are 2 error bits?
- Parity bit p₂ would not detect this error
 - This would appear like the last data bit had the bit error!
- Solution: Add one more parity bit checking entire word





- Check all parity bits to see which ones are invalid
 - p_4 and p_8
 - $p_2 does not catch the error$
- If this was a single error situation, detector would assume last data bit had error
- However, final parity bit check should also fail on single bit error
- Final parity bit check passes, but other parity bits fail → double bit error!

- $\mathbf{p}_1 \quad 1 = 1 \oplus 0 \oplus 1 \oplus 0 \oplus 1 \oplus 0$
- $\mathbf{p_2} \quad 1 = 1 \oplus \mathbf{0} \oplus 1 \oplus \mathbf{0} \oplus 1$
- $\mathbf{p}_4 \qquad 0 \neq 0 \oplus \mathbf{0} \oplus \mathbf{1} \oplus \mathbf{0}$
- $\mathbf{p_8} \qquad 0 \neq 0 \oplus \mathbf{0} \oplus 1 \oplus 0$

