Discussion Section 5

Sean Huang February 19, 2021



MOS Basics

- Used to be made in a planar process
- Wafer is usually p-doped
- 3 main contacts
 - Gate
 - Source
 - Drain
- Gate controls current flow from Source
 to Drain





MOS Basics

- MOS turns "on" when voltage applied across gate-source
- Voltage causes top layer of silicon to invert types, connecting S to D





MOS Basics



NMOS (n-type FET, nFET) Turns on when gate input = 1 Source at lowest voltage



PMOS (p-type FET, pFET) Turns on when gate input = 0 Source at highest voltage





Can approximate these as a switch with some series resistance







Can approximate these as a switch with some series resistance Terminals have capacitance



Complementary MOS (CMOS)

- PMOS and NMOS have *complementary* functions
 - Have one pull up and other pull down
- Together this makes an inverter
 - When input is 0, NMOS off, PMOS on
 - PMOS pulls output to 1
 - When input is 1, NMOS on, PMOS off
 - NMOS pulls output to 0





Complementary MOS (CMOS)

- Multiple inputs by adding devices
 - 2-NAND example
- Note NMOS and PMOS networks look different
 - Out = 1 unless both inputs are 1
 - Either PMOS can pull output to 1
 - Both NMOS must be on to pull down to 0





Complementary MOS (CMOS)

- PMOS network called *Pull-Up Network* (*PUN*)
- NMOS network called *Pull-Down Network (PDN)*
- Networks are duals are <u>always</u> complementary
 - Parallel PUN
 - Series PDN







Berkelev

- CMOS circuits not limited to simple logic functions
 - Can implement any logic function using complementary networks
- What function is implemented here?

y=((a+b)c)+d+eY y=(a′b′+c′)d′e′



Static vs. xGate Logic

- Two main flavors of CMOS logic
- Static Logic
 - Output always connected to either VDD or VSS within gate
 - Output always 1 or 0
- Transmission-gate (xGate) Logic
 - Output connected to inputs, but not to supplies within gate
 - Cannot drive output without an input





• Wafers generally start p-doped





- Wafers generally start p-doped
- Oxide grown by baking in oven with O₂





- Wafers generally start p-doped
- Oxide grown by baking in oven with O₂
- Apply photoresist at beginning of lithography process





- Wafers generally start p-doped
- Oxide grown by baking in oven with O₂
- Apply photoresist at beginning of lithography process
- Expose photoresist to light with pattern mask





- Wafers generally start p-doped
- Oxide grown by baking in oven with O_{2}
- Apply photoresist at beginning of lithography process
- Expose photoresist to light with pattern mask
- Develop photoresist





- Wafers generally start p-doped
- Oxide grown by baking in oven with O_{2}
- Apply photoresist at beginning of lithography process
- Expose photoresist to light with pattern mask
- Develop photoresist
- Etch oxide





- Wafers generally start p-doped
- Oxide grown by baking in oven with O_{2}
- Apply photoresist at beginning of lithography process
- Expose photoresist to light with pattern mask
- Develop photoresist
- Etch oxide
- Implant ions





- Wafers generally start p-doped
- Oxide grown by baking in oven with O_{2}
- Apply photoresist at beginning of lithography process
- Expose photoresist to light with pattern mask
- Develop photoresist
- Etch oxide
- Implant ions
- Anneal





Standard Cell Layout

- Provided by foundry in a Development Kit
- Usually a library of common logic gates
- Designed to be easy to tile and put together with place and route tools
 - Standard height within the same process
 - Taller cells made in multiples of minimum row height
 - Power rails easy to connect together
 - Many design rules already followed and abstracted away by the cell





Important Features

UNIVERSITY OF CALIFORNI



Transistors

Berkelev

UNIVERSITY OF CALIFORNIA

Each diffusion-poly-diffusion group is a transistor

Each diffusion-poly-diffusion group is a transistor



These devices must be PMOS because they are within the n-well

These devices are not in the nwell, and therefore are NMOS

Transistors

Either side of poly (Gate) is the Source or Drain

Transistors can "overlap" and share sources/drains



One transistor's drain could be another transistor's source



Standard Cell Layout Analysis



Put all this together and we can work out the CMOS circuit in this cell



This is a 2-input NOR gate!