

EECS 151/251A
Spring 2021
Digital Design and
Integrated Circuits

Instructor:
John Wawrzynek

Lecture 11: Timing Part 1

Announcements

- □ Virtual Front Row for today 2/23:
 - □ Ellie Wang
 - □ Jose Rodriguez
 - □ Jiefeng Chen
 - □ Rajiv Govindjee
 - James Shi
- Questions/comments used in class participation points.
- Homework assignment 5 posted due Monday. Start early, challenging!


What do ASIC/FPGA Designers need to know about physics?

Physics effect:

Area ⇒ cost Delay ⇒ performance Energy ⇒ performance & cost

- Ideally, zero delay, area, and energy. However, the physical devices occupy area, take time, and consume energy.
- CMOS process lets us build transistors, wires, connections, and we get capacitors, inductors, and resistors whether or not we want them.

Performance, Cost, Power




- How do we measure performance?
 operations/sec? cycles/sec?
- Performance is directly proportional to clock frequency. Although it may not be the entire story:

Ex: CPU performance

= # instructions X CPI X clock period


Limitations on Clock Rate

1 Logic Gate Delay



What are typical delay values?


2 Delays in flip-flops



Both times contribute to limiting the clock period.

- What must happen in one clock cycle for correct operation?
 - All signals connected to FF (or memory) inputs must be ready and "setup" before rising edge of clock.
 - For now we assume perfect clock distribution (all flip-flops see the clock at the same time).

Example




Parallel to serial converter circuit

 $T \ge time(clk \rightarrow Q) + time(mux) + time(setup)$

$$T \ge \tau_{clk \to Q} + \tau_{mux} + \tau_{setup}$$

--- clk **-**-- Q

In General ...




For correct operation:


$$T \ge \tau_{clk \to Q} + \tau_{cl} + \tau_{setup}$$
 for all paths.

- How do we enumerate all paths?
 - Any circuit input or register output to any register input or circuit output?
- Note:
 - "setup time" for outputs is a function of what it connects to.
 - "clk-to-q" for circuit inputs depends on from where it comes.

"Gate Pelay"



- Modern CMOS gate delays on the order of a few picoseconds. (However, highly dependent on gate design and context.)
- Often expressed as FO4 delays (fan-out of 4) - as a process dependent delay metric:
 - the delay of an inverter, driven by an inverter 4x smaller than itself, and driving an inverter 4x larger than itself.
 - Less than 10ps for a 32nm process. For a 7nm process F04 is around 2.5ps.



Process Dependent FO4 Delay

Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm

Aaron Stillmaker^{a,b,*}, Bevan Baas^a

Characteristics of different technology nodes [23]. The modeled measurements are for a single inverter in an FO4 chain. The energy value is the average energy required for a single inverter transition from low to high, or high to low.


				SimulatedPerformance of Inverter		
Production Year	Technology Node (nm)	Technology Type	V _{DD} (V)	Delay (ps)	Energy (fJ)	Power (μW)
1999	180	Bulk	1.8	77.2	27.5	105
2001	130	Bulk	1.2	34.7	5.20	26.1
2004	90	Bulk	1.1	26.5	2.62	13.0
2007	65	Bulk	1.1	19.8	1.72	8.58
2008	45	High-k	1.1	10.9	1.05	5.19
2010	32	High-k	0.97	9.8	0.51	2.47
2012	20	Multi-Gate	0.9	9.66	0.198	1.51
2013	16 ^a	Multi-Gate	0.86	6.12	0.179	1.28
2013	14 ^a	Multi-Gate	0.86	4.02	0.144	0.995
2015	10	Multi-Gate	0.83	3.24	0.122	0.866
2017	7	Multi-Gate	0.8	2.47	0.111	0.789

^a The 2013 ITRS report labels a single "16/14" node.

a Department of Electrical and Computer Engineering, University of California, Davis, One Shields Ave., Davis, CA 95616, USA

b Department of Electrical and Computer Engineering, California State University, Fresno, 2320 E. San Ramon Ave., Fresno, CA 93740, USA

"Path Delay"




- For correct operation:


 Total Pelay ≤ clock_period FF_{setup_time} FF_{clk_to_q}

 on all paths.
- High-speed processors critical paths (worst case paths) have around 20 F04 delays.

FO4 Pelays per clock period




Andrew Danowitz, Kyle Kelley, James Mao, John P. Stevenson, Mark Horowitz, Stanford University




"Gate Pelay"

- What determines the actual delay of a logic gate?
- Transistors are not perfect switches cannot change terminal voltages instantaneously.
- Consider the NAND gate:

$$\frac{1}{1 \rightarrow \varphi} = \int_{0}^{\varphi \rightarrow 1} \varphi^{-1}$$




Current (1) value depends on: process parameters, transistor size




- CL models gate output, wire, inputs to next stage (Cap. of Load)
- C "integrates" I creating a voltage change at output

More on transistor Current


Transistors actually act like a cross between a resistor and "current source"






Isat depends on process parameters (higher for nFETs than for pFETs) and transistor size (layout):


ISAT ~ W/L



FinFets use multiple "fins" to get wider




Physical Layout determines FET strength



- Switch-level" abstraction gives a good way to understand the function of a circuit.
 - > nFET (g=1? short circuit: open)
 - pFET (g=0? short circuit: open)
- Understanding delay means going below the switch-level abstraction to transistor physics and layout details.

tor) transistors or) transistors




Vdd = 5V

GND = 0v

CS152 / Kubiatowicz Lec3.31

fills citor

e.




electrons are water molecules,


and capacitors are buckets ...

or strengths (W/L) are pipe diameters,

"0" **Time Water level**

A "on" n-FET empties the bucket.






The Switch Inverter: Transient Response

With:

resistive approximation for FETs, high-to-low (HL)

$$V(t) = V_0 e^{-t/RC}$$


$$t_{1/2} = ln(2) \times RC$$




 $t_{pHL} = f(R_{on}C_{L})$ $= 0.69 R_{n}C_{L}$


Turning Rise/Fall Delay into Gate Delay

Cascaded gates:






"transfer curve" for inverter.




More on gate delay

Everything that connects to the output of a logic gate (or transistor) contributes capacitance:




- Transistor drains
- Interconnection (wires/contacts/ vias)
- Transistor Gates


Wires



Wires have some finite resistance, so have distributed R and C:


with r = res/length, c = cap/length, $\Delta t \propto rcL^2 \cong rc + 2rc + 3rc + ...$






Wire Delay

- Wires posses distributed resistance and capacitance
- Time constant associated with distributed RC is proportional to the square of the length






- For short wires on ICs, resistance is insignificant (relative to effective R of transistors), but C is important.
 - Typically around half of C of gate load is in the wires.
- For long wires on ICs:
 - busses, clock lines, global control signal, etc.
 - Resistance is significant, therefore distributed RC effect dominates.
 - signals are typically "rebuffered" to reduce delay
- For long wires on ICs with high currents:
 - inductance is also important

Wire Rebuffering

- For long wires on ICs:
 - busses, clock lines, global control signal, etc.
 - Resistance is significant, therefore rcL² effect dominates.
 - signals are typically "rebuffered" to reduce delay:




unbuffered wire $\Delta t \propto L^2$


wire buffered into N sections $\Delta t \propto N * (L/N)^2 + (N-1) * t_{buffer}$

Assuming t_{buffer} is small, $\Delta t \propto L^2/N$


Speedup: ∝ N

Flip-Flop delays eat into "time budget"






Recall: Positive edge-triggered flip-flop




Sensing: When clock is low



Will capture new value on posedge.

Outputs last value captured.


Capture: When clock goes high



Flip Flop delays: clk-to-Q? setup? clk clk' D Q clk clk clk' CLKclk clk' CLK == 0Sense D, but Q outputs old value. setup **CLK 0->1 Capture D, pass** value to Q clk-to-Q


Note: with too much fanout, second stage could fail to capture data properly. Often output is rebuffered.

Hold-time Violations



- > Some state elements have positive hold time requirements.
 - How can this be?
- Fast paths from one state element to the next can create a violation. (Think about shift registers!)
- ▶ CAD tools do their best to fix violations by inserting delay (buffers).
 - Def course, if the path is delayed too much, then cycle time suffers.
 - Difficult because buffer insertion changes layout, which changes path delay.

nalys



Components of Combinational Path Pelay




- 1. # of levels of logic
- 2. Internal cell delay
- 3. wire delay
- 4. cell input capacitance
- 5. cell fanout
- 6. cell output drive strength

Who controls the delay in ASIC?

	foundary engineer (TSMC)	Library Developer (Aritsan)	CAP Tools (PC, IC Compiler)	Designer (you!)
1. # of levels			synthesis	HDL design
2. Internal cell delay	physical parameters	cell topology, trans sizing	cell selection	
3. Wire delay	physical parameters		place & route	layout
4. Cell input capacitance	physical parameters	cell topology, trans sizing	cell selection	
5. Cell fanout			synthesis	HDL design
6. Cell drive strength	physical parameters	transistor sizing	cell selection	

Timing Closure: Searching for and beating down the critical path




Must consider all connected register pairs, paths, plus from input to register, plus register to output.

- Pesign tools help in the search.
- Synthesis tools work to meet clock constraint,
 report delays on paths,
- Special static timing analyzers accept a design netlist and report path delays,
- and, of course, simulators can be used to determine timing performance.

Tools that are expected to **do something** about the timing behavior (such as synthesizers), also include provisions for specifying input arrival times (relative to the clock), and output requirements (set-up times of next stage).

Timing Analysis, real example



From "The circuit and physical design of the POWER4 microprocessor", IBM J Res and Dev, 46:1, Jan 2002, J.D. Warnock et al.

Timing Optimization

As an ASIC/FPGA designer you get to choose:

- > The algorithm
- The Microarchitecture (block diagram)
- The HPL description of the CL blocks (number of levels of logic)
- Where to place registers and memory (the pipelining)
- Overall floorplan and relative placement of blocks

Circuit retiming

Critical path is 5 (ignore FF delay for now).

We want to improve it without changing circuit semantics.

Add a register, move one circle.
Performance improves by 20%.

Circles are combinational logic, labelled with delays.




Figure 1: A small graph before retiming. The nodes represent logic delays, with the inputs and outputs passing through mandatory, fixed registers. The critical path is 5.





Figure 2: The example in Figure 2 after retiming. The critical path is reduced from 5 to 4.


Logic Synthesis tools can do this in simple cases.

Retiming Example




Want to retime to here, however, delay cannot be added to the loop without changing the semantics of the logic. Because of this, many retiming tools stop at loops.

Retiming Example



This is also the optimal solution when the initial values of the registers are not given. If the registers have the same initial condition, they can be combined and moved into the loop


Retiming Example




The register can be moved through the NAND gate, producing, a register at each input. The total delay in the loop is unchanged. Care must be taken to properly set the initial conditions of the registers.

Critical Path Delay = 110

Floorplaning: essential to meet timing.





(Intel XScale 80200)


Timing Analysis Tools

- Static Timing Analysis: Tools use delay models for gates and interconnect. Traces through circuit paths.
 - Cell delay model capture
 - For each input/output pair, internal delay (output load independent)
 - output dependent delay
- Standalone tools (PrimeTime) and part of logic synthesis.
- Back-annotation takes information from results of place and route to improve accuracy of timing analysis.
- DC in "topographical mode" uses preliminary layout information to model interconnect parasitics.
 - Prior versions used a simple fan-out model of gate loading.

delay

output load

Standard cell characterization



Power Supply Line (V_{DD}) Delay in (ns)!!

Path	1.2V - 125°C	1.6V - 40°C		
In 1—t _{pLH}	0.073+7.98C+0.317T	0.020+2.73 <i>C</i> +0.253 <i>T</i>		
$In 1-t_{pHL}$	0.069+8.43 <i>C</i> +0.364 <i>T</i>	0.018+2.14 <i>C</i> +0.292 <i>T</i>		
In2—t _{pLH}	0.101+7.97 <i>C</i> +0.318 <i>T</i>	0.026+2.38 <i>C</i> +0.255 <i>T</i>		
In2—t _{pHL}	0.097+8.42 <i>C</i> +0.325 <i>T</i>	0.023+2.14 <i>C</i> +0.269 <i>T</i>		
In3—t _{pLH}	0.120+8.00 <i>C</i> +0.318 <i>T</i>	0.031+2.37 <i>C</i> +0.258 <i>T</i>		
In3—t _{pHL}	0.110+8.41 <i>C</i> +0.280 <i>T</i>	0.027+2.15 <i>C</i> +0.223 <i>T</i>		

3-input NAND cell (from ST Microelectronics):

C = Load capacitance

T = input rise/fall time

Ground Supply Line (GND)

 Each library cell (FF, NAND, NOR, INV, etc.) and the variations on size (strength of the gate) is fully characterized across temperature, loading, etc.

End of Lecture 11