

EECS151/251A Spring 2021 Digital Design and Integrated Circuits

Instructors: John Wawrzynek

Lecture 20

Announcements

- □ Virtual Front Row for today 4/6:
 - Bernard Chen
 - □ Matthew Tran
 - Parth Nobel
 - Suphakorn Lertruchtkul
 - Rahul Arya
- Please ask question or make comments!
- □ Homework assignment 8 posted.
- Thursday: Special Guest Lecturer, "Deep Neural Networks Design Examples", Jenny Huang, PhD Student.

Outline




- □ Register Transfer Language
- List Processor Example
- Design Optimization
- Resource Utilization Charts
- Modulo scheduling



Register Transfer Language

Register Transfer "Level" Review



- At the high-level we view these systems as a collection of state elements and CL blocks.
- "RTL" is a commonly used acronym for "Register Transfer Level" description.
- It follows from the fact that all synchronous digital system can be described as a set of state elements connected by combinational logic blocks.
- Though not strictly correct, some also use "RTL" to mean the Verilog or VHDL code that describes such systems. 5

Register Transfer "Language" Descriptions

- We introduce a language for describing the behavior of systems at the register transfer level.
- Can view the operation of digital synchronous systems as a set of data transfers between registers with combinational logic operations happening during the transfer.
- We will avoid using "RTL" to mean "register transfer language."

RT Language comprises a set of register transfers with optional operators as part of the transfer. Example:

> $regA \leftarrow regB$ $regC \leftarrow regA + regB$ if (start==1) $regA \leftarrow regC$


We use ";" to separate transfers that occur on separate cycles.

Use "," to separate transfers that occur on the same cycle.

Example (2 cycles):

 $regA \leftarrow regB, regB \leftarrow 0;$ $regC \leftarrow regA;$

Example of Using RT Language



 $ACC \leftarrow ACC + R0, R1 \leftarrow R0;$ $ACC \leftarrow ACC + R1, R0 \leftarrow R1;$ $R0 \leftarrow ACC;$

- In this case: RT Language description is used to sequence the operations on the datapath.
- It becomes the high-level specification for the controller.
- Design of the FSM controller follows directly from the RT Language sequence. In this example (and most other designs) the FSM controls movement of data by controlling the multiplexor control signals.

Example of Using RT Language

Sometimes RT Language is used as a starting point for designing *both* the datapath and the control:


• example:

 $regA \leftarrow IN;$ $regB \leftarrow IN;$ $regC \leftarrow regA + regB;$ $regB \leftarrow regC;$

□ From this we can deduce:

- IN must fanout to both regA and regB
- regA and regB must output to an adder
- the adder must output to regC
- regB must take its input from a mux that selects between IN and regC

• What does the datapath look like:



The controller:

Control points:

- 1. clock enable for A register
- 2. clock enable for B register
- 3. mux control

FSM controller:

4 states (one per cycle)




List Processor Example


- RT Language gives us a framework for making high-level optimizations.
- □ General design procedure outline:
 - 1. Problem, Constraints, and Component Library Spec.
 - 2. "Algorithm" Selection
 - 3. Micro-architecture Specification
 - 4. Analysis of Cost, Performance, Power
 - 5. Optimizations, Variations
 - 6. Detailed Design

1. Problem Specification

Design a circuit that forms the sum of all the 2's complement integers stored in a linked-list structure starting at memory address 0:



Assume: All integers and pointers are 8-bit. The link-list is stored in a memory block with an 8-bit address port and 8-bit data port, as shown below. The pointer from the last element in the list is 0. At least one node in list.



Note: We don't assume nodes are aligned on 2 Byte boundaries.

5

6[.] 7.

8

9

X1

0

1. Other Specifications

Design Constraints:

 Usually the design specification puts a restriction on cost, performance, power or all. We will leave this unspecified for now and return to it later.


Component Library:

component	delay
simple logic gates	0.5ns
n-bit register	clk-to-Q=0.5ns
	setup=0.5ns
n-bit 2-1 multiplexor	1ns
n-bit adder	(2 log(n) + 2)ns
memory	10ns read (asynchronous read)
zero compare	0.5 log(n)

(single ported memory)

Are these reasonable?

Review of Register with "Clock Enable"



- Allows register to be either be loaded on selected clock positive edge or to retain its previous value.
- □ Assume both data and CE require setup time = 0.5ns.
- □ Assume no reset input.

"Algorithm" Selection

In this case the memory only allows one access per cycle, so the algorithm is limited to sequential execution. If in another case more input data is available at once, then a more parallel solution may be possible.

Assume datapath state registers NEXT and SUM.


- NEXT holds a pointer to the node in memory.
- SUM holds the result of adding the node values to this point.

```
If (START==1) NEXT←0, SUM←0, DONE←0;
repeat {
		SUM←SUM + Memory[NEXT+1];
		NEXT←Memory[NEXT];
		} until (NEXT==0);
R←SUM, DONE←1;
```

This RT Language code becomes the basis for DP and controller.

3. Micro-Architecture #1

Direct implementation of RTL description:




4. Analysis of Cost, Performance, and Power

- □ Skip Power for now.
- Cost:
 - How do we measure it? # of transistors? # of gates? # of CLBs?
 - Depends on implementation technology. Often we are just interested in comparing the *relative* cost of two competing implementations. (Save this for later)

Performance:

- 2 clock cycles per number added.
- What is the minimum clock period?
- The controller might be on the critical path. Therefore we need to know the implementation, and controller input and output delay. We do a design and could later optimize if it is indeed on the critical path.


Possible Controller Implementation



□ Based on this, what is the controller input and output delay?

4. Analysis of Performance

Other paths exist for each cycle in the loop. These are the worst case.



4. Analysis of Performance

Detailed timing:

clock period (T) = max (clock period for each state) T > 31ns, F < 32 MHz

□ Observation:

COMPUTE_SUM state does most of the work. Most of the components are inactive in GET_NEXT state.
 GET_NEXT does: Memory access + …
 COMPUTE SUM does: 8-bit add, memory access, 15-bit add +

□ Conclusion:

. . .

Move one of the adds to GET_NEXT.



List Processor Optimization




Add new register named NUMA, for address of number to add.

Update code to reflect our change (note still 2 cycles per iteration):

```
If (START==1) NEXT←0, SUM←0, NUMA←1;
repeat {
		SUM←SUM + Memory[NUMA];
		NUMA←Memory[NEXT] + 1, NEXT←Memory[NEXT] ;
		} until (NEXT==0);
	R←SUM, DONE←1;
```


5. Optimization

□ Architecture #2:




Incremental cost: addition of another register and mux.

5. Optimization, Architecture #2



5. Optimization, Architecture #3



Incremental cost:

- Addition of another mux and control (ADD_SEL). Removal of an 8-bit adder.
- Performance:
 - No change.
- □ Change is definitely worth it.



Resource Utilization Charts

Resource Utilization Charts

- One way to visualize these (and other possible) optimizations is through the use of a resource utilization charts.
- These are used in high-level design to help schedule operations on shared resources.
- □ Resources are listed on the y-axis. Time (in cycles) on the x-axis.

□ Example:

memory	fetch A1		fetch A2				
bus		fetch A1		fetch A2			
register-file		read B1		read B2			
ALU			A1+B1		A2+B2		
cycle	1	2	3	4	5	6	7

Our list processor has two shared resources: memory and adder

List Example Resource Scheduling

□ Unoptimized solution: 1. SUM + Memory[NEXT+1]; 2. NEXT ← Memory[NEXT];

			=	
memory	fetch x	fetch next	fetch x	fetch next
adder1	next+1		next+1	
adder2	sum 🗸		sum	
	1	2	1	2

• Optimized solution: 1. SUM←SUM + Memory[NUMA];

2. NEXT←Memory[NEXT], NUMA←Memory[NEXT]+1;

memory	fetch x	fetch next	fetch x	fetch next
adder	sum	numa	sum	numa

• How about the other combination: add x register

adder numa sum n	numa 🔤	sum

1. X←*Memory*[*NUMA*], *NUMA*←*NEXT*+*1*;

2. NEXT←Memory[NEXT], SUM←SUM+X;

• Does this work? If so, a very short clock period. The fetch and the add from each cycle would be independent. $T = max(T_{mem}, T_{add})$ instead of $T_{mem} + T_{add}$.

List Example Resource Scheduling - Ad hoc method

□ Schedule one loop iteration followed by the next:

Memory	next ₁		X ₁		next ₂		<i>x</i> ₂		
adder		numa ₁		sum ₁		numa ₂		sum ₂	

 \Box How can we overlap iterations? next₂ depends on next₁.

- "slide" second iteration into first (4 cycles per result):

Memory	next ₁		<i>X</i> ₁	next ₂		<i>X</i> ₂		
adder		numa ₁		sum ₁	numa ₂		sum ₂	

- or further:

Memory	next ₁	next ₂	X ₁	X ₂	next ₃	next ₄	Х ₃	X ₄	
adder		numa ₁	numa ₂	sum ₁	sum ₂	numa ₃	numa ₄	sum ₃	sum ₄

The repeating pattern is 4 cycles. Not exactly the pattern what we were looking for. But does it work correctly?

List Example Resource Scheduling - another attempt

□ In this case, first spread out, then pack.

Memory	next ₁		X ₁		
adder		numa ₁		sum ₁	


Memory	next ₁		next ₂	X ₁	next ₃	X ₂	next ₄	Х ₃	
adder		numa ₁		numa ₂	sum ₁	numa ₃	sum ₂	numa ₄	sum ₃

1. X←Memory[NUMA], NUMA←NEXT+1;

2. NEXT←Memory[NEXT], SUM←SUM+X;

- □ Three different loop iterations active at once.
- □ Short cycle time (no dependencies within a cycle)
- □ full utilization (only 2 cycles per result)
- □ Initialization: x=0, numa=1, sum=0, next=memory[0]
- Control states (out of the loop)
 - two to start: initialize next, clear sum, set numa, clear x; get next₂ two to finish:

5. Optimization, Architecture #4



Incremental cost:

- Addition of another register & mux, adder mux, and control.

Performance: find max time of the four actions

- 1. X←Memory[NUMA], NUMA←NEXT+1;
- 2. NEXT←Memory[NEXT], SUM←SUM+X;

$$0.5+1+10+1+0.5 = 13ns$$
same for all \Rightarrow T>13ns, F<77MHz

Other Optimizations

□ Node alignment restriction:

- If the application of the list processor allows us to restrict the placement of nodes in memory so that they are aligned on even multiples of 2 bytes.
 - NUMA addition can be eliminated.
 - Controller supplies "0" for low-bit of memory address for NEXT, and "1" for X.
- Furthermore, if we could use a memory with a 16-bit wide output, then could fetch entire node in one cycle:

{NEXT, X} \leftarrow Memory[NEXT], SUM \leftarrow SUM + X;

 \Rightarrow execution time cut in half (half as many cycles)

List Processor Conclusions

- □ Through careful optimization:
 - clock frequency increased from 32MHz to 77MHz
 - little cost increase.
- Scheduling" was used to overlap and to maximize use of resources.
- Essentially through pipelining the operations (the extra added registers - NUMA, X - act as pipeline registers.
- Questions:
 - Consider the design process we went through:
 - Could a computer program go from RTL description to circuits automatically?
 - Could a computer program derive the optimizations that we did?
 - It is the goal of "High-Level Synthesis" to do similar transformations and automatic mappings. "C-to-gates" compilers are an example.

Modulo Scheduling

• Review of list processor scheduling:

Memory	next ₁		x ₁		
adder		numa ₁		sum ₁	

 How did we know to "spread" out the schedule of one iteration to allow efficient packing?

Memory	next ₁		next ₂	X ₁	next ₃	X ₂	next ₄	Х ₃	
adder		numa ₁		numa ₂	sum ₁	numa ₃	sum ₂	numa ₄	sum ₃

- The goal of *modulo scheduling* is to find the schedule for one *characteristic section* of the computation. This is the part the control loops over.
- The entire schedule can then be derived, by repeating the characteristic section and repeating it with some pieces omitted for starting and ending.


Modulo Scheduling Procedure

1. Calculate *minimal length of characteristic section*.

The maximum number of cycles that any one resource is used during one iteration of the computation (assuming a resource can only be used once per cycle).

- Schedule one iteration of the computation on the characteristic section wrapping around when necessary. Each time the computation wraps around, decrease the iteration subscript by one.
- 3. If iteration will not fit on minimal length section, increase section by one and try again.


Modulo Scheduling List Processor



• Finished schedule for 4 iterations:

Memory	next ₁		next ₂	X ₁	next ₃	X ₂	next ₄	X ₃		
adder		numa ₁		numa ₂	sum ₁	numa ₃	sum ₂	numa ₄	sum ₃	
										-
Spring 2021				EECS151 -	Lec24				Page	e 3:

Another Scheduling Example



- Assume A, B, C, D, E stored in a dual port memory.
- Assume a single adder.
- Minimal schedule section length = 3. (Both memory and adder are used for 3 cycles during one iteration.)

memory port 1

memory port 2

/ port 1	load A	load C	
/ port 2	load B	load D	store E
adder	E =	A + B	C + D

Repeating schedule:

load A	load C		load A	load C		load A	load C	
load B	load D	store E	load B	load D	store E	load B	load D	store E
E =	A + B	C + D	E =	A + B	C + D	E =	A + B	C + D