

EECS 151/251A
Spring 2021
Digital Design and Integrated
Circuits

Instructor:
John Wawrzynek

Lecture 7 & 8: Finite State Machines

Announcements

- □ Virtual Front Row for today 2/11:
 - □ Naomi Sagan
 - □ Peter Trost
 - □ William Hsu
 - Neil Kulkarni
 - □ Robert Puccinelli
- Keep those questions/comments coming please! (they help determine your class participation points)
- □ HW 3 due Monday (2/15).
- □ HW 2 being graded. Solution posted Friday.
- □ Comments on problem sets?




Finite State Machines


Finite State Machines (FSMs)


□ FSMs:

- Can model behavior of any sequential circuit
- Useful representation for designing sequential circuits
- As with all sequential circuits: output depends on present and past inputs
 - effect of past inputs represented by the current state
- □ Behavior is represented by **State Transition Diagram**:
 - traverse one edge per clock cycle.



FSM Implementation






- □ Flip-flops form *state register*
- □ number of states ≤ 2number of flip-flops
- CL (combinational logic) calculates next state and output
- □ Remember: The FSM follows exactly one edge per cycle.

Later we will learn how to implement in Verilog. Now we learn how to design "by hand" to the gate level.

FSM Example: Parity Checker


A string of bits has "even parity" if the number of 1's in the string is even.

Design a circuit that accepts a infinite serial stream of bits, and outputs a 0 if the parity thus far is even and outputs a 1 if odd:




Next we take this example through the "formal design process". But first, can you guess a circuit that performs this function?

By-hand Design Process (a)



"State Transition Diagram"

- circuit is in one of two "states".
- transition on each cycle with each new input, over exactly one arc (edge).
- Output depends on which state the circuit is in.



By-hand Design Process (b)


State Transition Table:

present state	OUT	IN	next state
EVEN	0	0	EVEN
EVEN	0	1	ODD
ODD	1	0	ODD
ODD	1	1	EVEN



Let 0 = EVEN state, 1 = ODD state

present state (ps)	OUT	IN	next state (ns)
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	0



Derive logic equations from table (how?):

$$OUT = PS$$

 $NS = PS xor IN$

By-hand Design Process (c)


Logic equations from table:

$$OUT = PS$$

 $NS = PS xor IN$

Circuit Diagram:

- XOR gate for NS calculation
- Flip-Flop to hold present state
- no logic needed for output in this example.



"Formal" By-hand Design Process

Review of Design Steps:


- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Write down encoded state transition table
- 5. Derive logic equations
- 6. Derive circuit diagram

Register to hold state Combinational Logic for Next State and Outputs



Another FSM Design Example

Combination Lock Example




2-bit serial combination. Example 01,11:

- 1. Set switches to 01, press ENTER
- 2. Set switches to 11, press ENTER
- 3. OPEN is asserted (OPEN=1).

If wrong code, ERROR is asserted (after second combo word entry). Press Reset at anytime to try again.


Combinational Lock STD




Symbolic State Transition Table

RESET	ENTER	COM1	COM2	Preset State	Next State	OPEN	ERROR
0	0	*	*	START	START	0	0
0	1	0	*	START	BAD1	0	0
0	1	1	*	START	OK1	0	0
0	0	*	*	OK1	OK1	0	0
0	1	*	0	OK1	BAD2	0	0
0	1	*	1	OK1	OK2	0	0
0	*	*	*	OK2	OK2	1	0
0	0	*	*	BAD1	BAD1	0	0
0	1	*	*	BAD1	BAD2	0	0
0	*	*	*	BAD2	BAD2	0	1
1	*	*	*	*	START	0	0

Decoder logic for checking combination (01,11):




^{*} represents "wild card" - expands to all combinations



Encoded ST Table

- Assign states: START=000, OK1=001, OK2=011 BAD1=100, BAD2=101
- Omit reset. Assume that primitive flip-flops has reset input.
- Rows not shown have don't cares in output.
 Correspond to invalid PS values.




What are the output functions for OPEN and ERROR?




Moore Versus Mealy Machines


FSM Implementation Notes


All examples so far generate output based only on the present state, commonly called a "Moore Machine":





□ If output functions include both present state and input then called a "Mealy Machine":





Finite State Machines

□ Example: Edge Detector

Bit are received one at a time (one per cycle),


such as: 000111010

 $\begin{array}{ccc}
time & CLK \\
\downarrow & \downarrow \\
IN & \longrightarrow FSM \longrightarrow OUT
\end{array}$

Design a circuit that asserts its output for one cycle when the input bit stream changes from 0 to 1.

We'll try two different solutions: Moore then Mealy.


State Transition Diagram Solution A - Moore





	IN	PS	NS	OUT
ZERO .	$\overline{0}$	00 00	00	0
	1	00	01	0
CHANGE «	0	01 01	00	1
	1	01	11	1
ONE -	0	11	00	0
	1	11	11	0


Solution A, circuit derivation

	IN	PS	INS	OUT
ZERO {	0	00 00	00	0
	1	00	01	0
CHANGE	0	01 01	00	1
	1	01	11	1
ONE {	0	11	00	0
	1	11	11	0











Solution B - Mealy

Output depends not only on PS but also on input, IN



What's the intuition about this solution?

Edge detector timing diagrams



- Solution A: both edges of output follow the clock
- Solution B: output rises with input rising edge and is asynchronous wrt the clock, output fails synchronous with next clock edge


FSM Comparison

Solution A Moore Machine

- output function only of PS
- □ maybe <u>more</u> states
- synchronous outputs
 - Input glitches not send at output
 - one cycle "delay"
 - full cycle of stable output

Solution B **Mealy Machine**

- output function of both PS & input
- maybe fewer states
- asynchronous outputs
- if input glitches, so does output
- output immediately available
- output may not be stable long enough to be useful (below):




If output of Mealy FSM goes through combinational logic before being registered, the CL might delay the signal and it could be missed by the clock edge (or violate setup time requirement)

FSM Moore and Mealy Implementation Review

Moore Machine

input value **STATE** [output values] inputs -/present state+ FFs - next state → outputs


Mealy Machine




Final Notes on Moore versus Mealy

- 1. A given state machine *could* have *both* Moore and Mealy style outputs. Nothing wrong with this, but you need to be aware of the timing differences between the two types.
- 2. The output timing behavior of the Moore machine can be achieved in a Mealy machine by "registering" the Mealy output values:

Mealy Machine



State Encoding



In general:

of possible FSM states = 2# of Flip-flops Example:

state1 = 01, state2 = 11, state3 = 10, state4 = 00

- □ However, often more than log₂(# of states) FFs are used, to simplify logic at the cost of more FFs.
- □ Extreme example is <u>one-hot state encoding</u>.

State Encoding

- One-hot encoding of states.
- One FF per state.

Ex: 3 States

STATE1: 001 STATE2: 010 STATE3: 100

- Why one-hot encoding?
 - Simple design procedure.
 - Circuit matches state transition diagram (example next page).
 - Often can lead to simpler and faster "next state" and output logic.
- □ Why not do this?
 - Can be costly in terms of Flip-flops for FSMs with large number of states.
- □ FPGAs are "Flip-flop rich", therefore one-hot state machine encoding is often a good approach.


One-hot encoded FSM

Think about moving a single token from state to state.

FFs must be initialized for correct

operation (only one 1)


Even Parity Checker Circuit:



□ In General:

Input to other state FF logic and/or output

One-hot encoded combination lock





FSMs in Verilog

General FSM Design Process with Verilog Implementation


Design Steps:


- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Assign encodings (bit patterns) to symbolic states
- 5. Code as Verilog behavioral description
- √ Use parameters to represent encoded states.
- ✓ Use register instances for present-state plus CL logic for next-state and outputs.
- ✓ Use case for CL block. Within each case section (state) assign all outputs and next state value based on inputs. Note: For Moore style machine make outputs dependent only on state not dependent on inputs.

Finite State Machine in Verilog

Implementation Circuit Diagram

State Transition Diagram





Holds a symbol to keep track of which bubble the FSM is in.

value and next state based on input and current state.

out = f(in, current state)

next state = f(in, current state)

Finite State Machines

```
module FSM1(clk, rst, in, out);
                                                       IDLE
input clk, rst;
                  Must use reset to force
                                            in=0
input in;
                                                       out=0
                                                                in=0
                      to initial state.
output out;
                                                       in=1
               reset not always shown in STD _____
                                                                     in=1
                                                               S1
                                                 S0
// Defined state encoding:
localparam IDLE = 2'b00;
                                                out=0
                                                              out=1
                                Constants local to
localparam S0 = 2'b01;
                                  this module.
localparam S1 = 2'b10;
reg |out; | ---- out not a register, but assigned in always block
reg [1:0] next_state; Combinational logic signals for transition.
wire [1:0] present state;
// state register
REGISTER R #(.N(2), .INIT(IDLE)) state
(.q(present state), .d(next state), .rst(rst));
```

in=0

FSMs (cont.)

```
IDLE
// always block for combinational logic portion
                                                                out=0
                                                   in=0
always @(present state or in)
                                                                           in=0
case (present state)
                                                                in=1
// For each state def output and next
                                                                                in=1
  IDLE
         : begin
                                                         S<sub>0</sub>
                                                                          S1
           out = 1'b0:
                                                       out=0
                                                                        out=1
           if (in == 1'b1) next state = S0;
                                                                 in=1
           else next state = IDLE;
         end
                                                  Each state becomes
  S0
         : begin
           out = 1'b0;
                                                     a case clause.
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
                                                           For each state define:
         end
  S1
         : begin
                                                              Output value(s)
           out = 1'b1; |--
                                                        State transition
          if (in == 1b1) next state = S1;
           else next state = IDLE;
       end
  default: begin
             next state = IDLE;
             out = 1'b0;
                                      Use "default" to cover unassigned state. Usually
           end
                                          unconditionally transition to reset state.
endcase
endmodule
```

in=0

Edge Detector Example

Mealy Machine

REGISTER_R #(.INIT(ZERO) state (.q(ps), .d(ns), .rst(rst));


```
always @(ps in)
                  case (ps)
IN=0
OUT=0
                     ZERO: if (in) begin
                            out = 1'b1;
       ZERO
                            ns = ONE:
                          end
                            else begin
 IN=1
                              out = 1'b0:
 OUT=1
                IN=0
                              ns = ZERO;
               OUT=0
                            end
        ONE
                     ONE: if (in) begin
                            out = 1'b0;
                IN=1
                            ns = ONE;
                OUT=0
                           end
                           else begin
                             out = 1'b0:
                             ns = ZERO;
                           end
                     default: begin
                               out = 1'bx:
                               ns = default:
                              end
```

Moore Machine

```
REGISTER R \#(.N(2), .INIT(ZERO)) state
           (.q(ps), .d(ns), .rst(rst));
           always @(ps in)
               case (ps)
                 ZERO: begin
      IN=0
                          out = 1'b0;
                          if (in) ns = CHANGE;
                            else ns = ZERO;
     ZERO
            - IN=0
                        end
    OUT=0
                 CHANGE: begin
                           out = 1'b1;
IN=1
         IN=0
                           if (in) ns = ONE;
                           else ns = ZERO;
    CHANGE
                          end
                    ONE: begin
    OUT=1
                           out = 1'b0;
                           if (in) ns = ONE;
    IN=1
                           else ns = ZERO;
                 default: begin
     ONE
                           out = 1'bx;
    OUT=0
                           ns = default;
                          end
      IN=1
```

FSM CL block (original)

```
always @(present state or in)
 case (present state)
  IDLE
         : begin
           out = 1'b0:
           if (in == 1'b1) next state = S0;
           else next state = IDLE;
         end
  S0
         : begin
           out = 1'b0:
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
         end
  S1
         : begin
           out = 1'b1:
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
           end
  default: begin
            next state = IDLE;
            out = 1'b0:
          end
 endcase
endmodule
```




The sequential semantics of the blocking assignment allows variables to be multiply assigned within a single always block.

FSM CL block rewritten

```
* for sensitivity list
always @*
 begin
                  -----Normal values: used unless
  next state = IDLE;
                            specified below.
 iout = 1ib0;
  case (state)
           : if (in == 1'b1) next state = S0;
   IDLE
           : if (in == 1'b1) next state = S1;
   S0
   S1
           : begin
              out = 1'b1;
              if (in == 1'b1) next state = S1;
             end
   default: :
  endcase
 end
```

Endmodule



Within case only need to specify exceptions to the normal values.

Note: The use of "blocking assignments" allow signal values to be "rewritten", simplifying the specification.