Problem #1:

Part a: NMOS Data

The $I_D - V_{GS}$ curve was obtained by varying $V_{GS}$ from 0 - 2 volts while holding $V_{DS}$ constant at 0.4 volts. The results from HSPICE are then exported into MathCad and plotted below. To determine the body effect parameter, another simulation was done for a source-to-bulk voltage of 0.1 volts.

```
Parta_Data300K := READPRN("vgs_id_l=0.065u_T=300k_vds=0.4v.txt")
Vgs_array := Parta_Data300K\(1\)
Id_300 := Parta_Data300K\(1\)
Id_300_body := Parta_Data300K\(2\)
Parta_Data77K := READPRN("vgs_id_l=0.065u_T=77k_vds=0.4v.txt")
Id_77 := Parta_Data77K\(1\)
Id_77_body := Parta_Data77K\(2\)
```

![Ids vs Vgs (NMOS)](image_url)

- $T = 300K$ $V_{sb} = 0$ V $V_{ds} = 0.4$ V
- $T = 300K$ $V_{sb} = 0.1$ V $V_{ds} = 0.4$ V
To determine the threshold voltage from the simulation data, we assume that at small $V_{GS}$ values, the current varies as $(V_{GS} - V_{th})^2$. Thus taking the square root of the data and finding the x-intercept best fit line through the linear part of this curve gives us an approximate of the device's threshold voltage.

From the graph, we use the data $500 \text{mV} < V_{GS} < 600 \text{mV}$. Finding the best-fit line and its x-intercept gives:

$$ \begin{pmatrix} V_{th} \\ a_{300} \end{pmatrix} := \text{line}(\sqrt{I_{ds,300} \text{ int}}, V_{gs,300} \text{ int}) $$

$$ V_{th} := V_{th,300} \cdot V $$

$$ V_{th,300} = 253.221 \text{mV} $$

From the graph, we use the data $500 \text{mV} < V_{GS} < 600 \text{mV}$ to find the threshold voltage of the device with a 100 mV source-to-bulk voltage.

$$ \begin{pmatrix} V_{th,300 \text{ body}} \\ a_{300 \text{ body}} \end{pmatrix} := \text{line}(\sqrt{I_{ds,300 \text{ body},300} \text{ int}}, V_{gs,300 \text{ body},300} \text{ int}) $$

$$ V_{th,300 \text{ body}} := V_{th,300 \text{ body}} \cdot V $$

$$ V_{th,300 \text{ body}} = 306.097 \text{mV} $$

$$ \phi_f := 0.3 \text{V} \quad V_{sb} := 0.1 \text{V} $$

$$ \gamma_{300} := \frac{V_{th,300 \text{ body}} - V_{th,300}}{\sqrt{2\phi_f} + V_{sb} - \sqrt{2\phi_f}} $$

$$ \gamma_{300} = 0.852 V^{0.5} $$

$$ V_{th0 \text{ model}} := 429 \text{mV} $$
Part a: Repeating the procedure for PMOS Transistors:

\[ I_{dsp_{300}} := \left\langle \text{Parta\_Data300K} \right\rangle \quad I_{dsp\_300\_body} := \left\langle \text{Parta\_Data300K} \right\rangle \]

\[ I_{dsp_{77}} := \left\langle \text{Parta\_Data77K} \right\rangle \quad I_{dsp\_77\_body} := \left\langle \text{Parta\_Data77K} \right\rangle \]

![Ids vs Vgs (PMOS)](image)

- \( T = 300K \) \( V_{sb} = 0 \) \( V_{ds} = 0.4 \) \( V \)
- \( T = 300K \) \( V_{sb} = 0.1 \) \( V_{ds} = 0.4 \) \( V \)

![sqrt(Ids) vs Vgs (PMOS)](image)

- \( T = 300K \) \( V_{sb} = 0 \) \( V_{ds} = 0.4 \) \( V \)
- \( T = 300K \) \( V_{sb} = 0.1 \) \( V_{ds} = 0.4 \) \( V \)
\[ V_{th0\_model} = 378 \text{mV} \]

\[ \gamma_{300} := \frac{V_{thp\_300\_body} - V_{thp\_300}}{\sqrt{2\phi_f} + V_{sb} - \sqrt{2\phi_f}} \]

\[ \gamma_{300} = 0.664 V^{0.5} \]

\[ V_{thp\_300} = 257.315 \text{mV} \]

\[ V_{thp\_300\_body} = 298.545 \text{mV} \]

\[ \phi_f := 0.3V \quad V_{sb} := 0.1V \]

\[ \text{From the graph, we use the data} \ 500\text{mV} < V_{GS} < 600\text{mV}. \text{Finding the best-fit line and its x-intercept gives:} \]

\[ I_{dsp\_300\_int} := \text{submatrix}(I_{dsp\_300\_int}, 50, 60, 0, 0) \quad V_{gsp\_300\_int} := \text{submatrix}(V_{gs\_array}, 50, 60, 0, 0) \]

\[ \begin{pmatrix} V_{thp\_300} \\ \gamma_{300} \end{pmatrix} := \text{line}(I_{dsp\_300\_int}, V_{gsp\_300\_int}) \quad V_{thp\_300} := V_{thp\_300} \cdot V \quad V_{thp\_300} = 257.315 \text{mV} \]

\[ I_{dsp\_300\_body\_int} := \text{submatrix}(I_{dsp\_300\_body}, 50, 60, 0, 0) \quad V_{gsp\_300\_body\_int} := \text{submatrix}(V_{gs\_array}, 50, 60, 0, 0) \]

\[ \begin{pmatrix} V_{thp\_300\_body} \\ \gamma_{300\_body} \end{pmatrix} := \text{line}(I_{dsp\_300\_body\_int}, V_{gsp\_300\_body\_int}) \quad V_{thp\_300\_body} := V_{thp\_300\_body} \cdot V \quad V_{thp\_300\_body} = 298.545 \text{mV} \]
Part b: NMOS Data

To determine the subthreshold slope, we repeat the simulation in Part a, but with a $V_{DS}$ of 1.1 volts and at two temperatures, 300K and 77K. The data is then plotted on a log scale, and shown here for $0 < V_{GS} < 0.75V$. The slope of these curves are then determined.

\begin{align*}
\text{Partb\_Data300K} &:= \text{READPRN("vgs\_id\_l=0.065u\_T=300k\_vds=1.1v.txt")} \\
n_{ds1} &:= \text{Partb\_Data300K}^{(i)} \\
\text{Partb\_Data77K} &:= \text{READPRN("vgs\_id\_l=0.065u\_T=77k\_vds=1.1v.txt")} \\
n_{ds2} &:= \text{Partb\_Data77K}^{(i)}
\end{align*}

From the graph, we use the data $100mV < V_{GS} < 300mV$ for $T = 300K$.

\begin{align*}
\left( \begin{array}{c}
a_1 \\
b_1 \\
c_1 \\
\end{array} \right) &:= \expfit(V_{gs1\_int}, I_{ds1\_int}) \\
T_1 &:= 300K \\
q &:= 1.602 \cdot 10^{-19} \text{C} \\
k &:= 1.38 \cdot 10^{-23} \frac{\text{J}}{K} \\
V_{T1} &:= \frac{k \cdot T_1}{q} \\
V_{T1} &:= 25.843 \text{mV} \\
b_1 &:= \frac{b_1}{V} \\
a_1 &:= a_1 \cdot A \\
c_1 &:= c_1 \cdot A
\end{align*}

\begin{align*}
S_{300} &:= \frac{\ln(10)}{b_1} \\
S_{300} &:= 137.157 \text{ mV/decade}
\end{align*}

The drain current at zero gate-to-source voltage is:

\begin{align*}
I_{ds1} &:= I_{ds1} \cdot A \\
I_{ds10} &:= 56.38 \text{nA}
\end{align*}
For $T = 77K$, we use the data from $200mV < V_{GS} < 300mV$.

\[
I_{ds2\_int} := \text{submatrix}(I_{ds2}, 20, 30, 0, 0) \quad \text{and} \quad V_{gs2\_int} := \text{submatrix}(V_{gs\_array}, 20, 30, 0, 0)
\]

\[
\begin{pmatrix}
a_2 \\
b_2 \\
c_2
\end{pmatrix} := \expfit(V_{gs2\_int}, I_{ds2\_int}) \quad T_2 := 77K
\]

\[
V_{T2} := \frac{k \cdot T_2}{q} \quad V_{T2} = 6.633 \text{ mV} \quad b_2 := \frac{b_2}{V}
\]

\[
S_{77} := \frac{\ln(10)}{b_2} \quad S_{77} = 45.346 \text{ mV/decade}
\]

The drain current at zero gate-to-source voltage is:

\[
I_{ds2} := I_{ds2} \cdot A \quad I_{ds2_0} = 4.029 \text{ nA}
\]
Part b: Repeating the procedure for PMOS Transistors:

\[ I_{dsp1} := \text{Partb\_Data300K} \]  \[ I_{dsp2} := \text{Partb\_Data77K} \]

From the graph, we use the data \(100\text{mV} < V_GS < 300\text{mV}\) for \(T = 300K\).

\[ I_{dsp1\_int} := \text{submatrix} (I_{dsp1}, 10, 30, 0, 0) \]
\[ V_{gsp1\_int} := \text{submatrix} (V_{gs\_array}, 10, 30, 0, 0) \]

\[ \begin{pmatrix} a_{p1} \\ b_{p1} \\ c_{p1} \end{pmatrix} := \text{expfit} (V_{gsp1\_int}, I_{dsp1\_int}) \]

\[ b_{p1} := \frac{b_{p1}}{V} \]

The slope factor and the zero-gate-to-source current is found as:

\[ S_{p300} := \frac{\ln(10)}{b_{p1}} \]
\[ S_{p300} = 149.37 \text{ mV/decade} \]
\[ I_{dsp1} := I_{dsp1} \cdot A \]
\[ I_{dsp1,0} = 30.3 \text{nA} \]

For \(T = 77K\), we use the data \(100\text{mV} < V_GS < 200\text{mV}\).

\[ I_{dsp2\_int} := \text{submatrix} (I_{dsp2}, 10, 20, 0, 0) \]
\[ V_{gsp2\_int} := \text{submatrix} (V_{gs\_array}, 10, 20, 0, 0) \]

\[ \begin{pmatrix} a_{p2} \\ b_{p2} \\ c_{p2} \end{pmatrix} := \text{expfit} (V_{gsp2\_int}, I_{dsp2\_int}) \]

\[ b_{p2} := \frac{b_{p2}}{V} \]

\[ V_T2 = 6.633 \text{mV} \]

The slope factor and the zero-gate-to-source current is found as:

\[ S_{p77} := \frac{\ln(10)}{b_{p2}} \]
\[ S_{p77} = 43.143 \text{ mV/decade} \]
\[ I_{dsp2} := I_{dsp2} \cdot A \]
\[ I_{dsp2,0} = 29.74 \text{pA} \]
<table>
<thead>
<tr>
<th>Ids_08v_0</th>
<th>READPRN(&quot;vgs_id_l=0.065u_T=300k_vds=0.8v.txt&quot;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ids_08v_1</td>
<td>READPRN(&quot;vgs_id_l=0.265u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_2</td>
<td>READPRN(&quot;vgs_id_l=0.465u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_3</td>
<td>READPRN(&quot;vgs_id_l=0.665u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_4</td>
<td>READPRN(&quot;vgs_id_l=0.865u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_5</td>
<td>READPRN(&quot;vgs_id_l=1.065u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_6</td>
<td>READPRN(&quot;vgs_id_l=1.265u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_7</td>
<td>READPRN(&quot;vgs_id_l=1.465u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_8</td>
<td>READPRN(&quot;vgs_id_l=1.665u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_08v_9</td>
<td>READPRN(&quot;vgs_id_l=1.865u_T=300k_vds=0.8v.txt&quot;)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ids_11v_0</th>
<th>READPRN(&quot;vgs_id_l=0.065u_T=300k_vds=1.1v.txt&quot;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ids_11v_1</td>
<td>READPRN(&quot;vgs_id_l=0.265u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_2</td>
<td>READPRN(&quot;vgs_id_l=0.465u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_3</td>
<td>READPRN(&quot;vgs_id_l=0.665u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_4</td>
<td>READPRN(&quot;vgs_id_l=0.865u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_5</td>
<td>READPRN(&quot;vgs_id_l=1.065u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_6</td>
<td>READPRN(&quot;vgs_id_l=1.265u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_7</td>
<td>READPRN(&quot;vgs_id_l=1.465u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_8</td>
<td>READPRN(&quot;vgs_id_l=1.665u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
<tr>
<td>Ids_11v_9</td>
<td>READPRN(&quot;vgs_id_l=1.865u_T=300k_vds=1.1v.txt&quot;)</td>
</tr>
</tbody>
</table>
\[ \text{lsp}_{08v_0} := \text{READPRN}(vgs_id_l=0.065u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_1} := \text{READPRN}(vgs_id_l=0.265u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_2} := \text{READPRN}(vgs_id_l=0.465u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_3} := \text{READPRN}(vgs_id_l=0.665u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_4} := \text{READPRN}(vgs_id_l=0.865u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_5} := \text{READPRN}(vgs_id_l=1.065u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_6} := \text{READPRN}(vgs_id_l=1.265u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_7} := \text{READPRN}(vgs_id_l=1.465u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_8} := \text{READPRN}(vgs_id_l=1.665u_T=300k_vds=0.8v.txt) \]
\[ \text{lsp}_{08v_9} := \text{READPRN}(vgs_id_l=1.865u_T=300k_vds=0.8v.txt) \]

\[ \text{lsp}_{11v_0} := \text{READPRN}(vgs_id_l=0.065u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_1} := \text{READPRN}(vgs_id_l=0.265u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_2} := \text{READPRN}(vgs_id_l=0.465u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_3} := \text{READPRN}(vgs_id_l=0.665u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_4} := \text{READPRN}(vgs_id_l=0.865u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_5} := \text{READPRN}(vgs_id_l=1.065u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_6} := \text{READPRN}(vgs_id_l=1.265u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_7} := \text{READPRN}(vgs_id_l=1.465u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_8} := \text{READPRN}(vgs_id_l=1.665u_T=300k_vds=1.1v.txt) \]
\[ \text{lsp}_{11v_9} := \text{READPRN}(vgs_id_l=1.865u_T=300k_vds=1.1v.txt) \]
Part c: To find the effects of the threshold voltage to channel length, we repeat the simulations done in Part a with varying channel lengths, for a $V_{DS}$ of 1.8 volts and 1.2 volts.

![sqrt(I_{ds}) vs V_{gs} (V_{ds} = 0.8 V)](image1)

![sqrt(I_{ds}) vs V_{gs} (V_{ds} = 0.8 V)](image2)
LengthArray :=
\[
\begin{align*}
x_0 & \leftarrow 0.065\mu m \\
\text{for } & i \in 1..9 \\
x_i & \leftarrow x_{i-1} + 0.2\mu m \\
x_i & \leftarrow x_{i-1} + 0.2\mu m \\
x & 
\end{align*}
\]
Performing the extrapolation for all the curves:

\[
\begin{align*}
V_{th\_08v} := \text{for } i \in 0..9 \\
\begin{pmatrix}
 x_i \\
 y_i
\end{pmatrix} & \leftarrow \text{line}\left(\text{submatrix}\left(I_{ds\_08v}, 50, 60, 0, 0\right), \text{submatrix}\left(V_{gs\_array}, 50, 60, 0, 0\right)\right)
\end{align*}
\]

\[
\begin{align*}
V_{th\_11v} := \text{for } i \in 0..9 \\
\begin{pmatrix}
 x_i \\
 y_i
\end{pmatrix} & \leftarrow \text{line}\left(\text{submatrix}\left(I_{ds\_11v}, 50, 60, 0, 0\right), \text{submatrix}\left(V_{gs\_array}, 50, 60, 0, 0\right)\right)
\end{align*}
\]

And comparing this with the threshold voltage reported by HSPICE:

\[
\begin{align*}
V_{th\_hspice\_18v} & := \text{READPRN}("vth\_vgs=1.1\_vds=0.8v.txt") \\
V_{th\_hspice\_12v} & := \text{READPRN}("vth\_vgs=1.1\_vds=1.1v.txt")
\end{align*}
\]

\[
\begin{align*}
V_{th\_hspice\_18v}^{(1)} & := V_{th\_hspice\_18v} \\
V_{th\_hspice\_12v}^{(1)} & := V_{th\_hspice\_12v}
\end{align*}
\]
We would get the following graph showing the interpolated values and the values reported by HSPICE obtained by sweeping the transistor channel lengths from 0.18 microns to 2 microns.
Part c: Repeat the procedure for PMOS transistors:

\[
\text{sqrt}(I_d) \text{ vs } V_{gs} \text{ (Vds = 0.8 V) (PMOS)}
\]

\[
\begin{array}{c|c|c|c|c|c}
\hline
\text{Vgs [V]} & 0 & 0.5 & 1 & 1.5 & 2 \\
\text{sqrt}(I_d) [\mu A^{0.5}] & 0 & 1 & 2 & 3 & 4 \\
\hline
\end{array}
\]

- \( L = 0.065 \mu \text{m} \)
- \( L = 0.265 \mu \text{m} \)
- \( L = 0.465 \mu \text{m} \)
- \( L = 0.665 \mu \text{m} \)
- \( L = 0.865 \mu \text{m} \)

\[
\text{sqrt}(I_d) \text{ vs } V_{gs} \text{ (Vds = 0.8 V) (PMOS)}
\]

\[
\begin{array}{c|c|c|c|c|c}
\hline
\text{Vgs [V]} & 0 & 0.5 & 1 & 1.5 & 2 \\
\text{sqrt}(I_d) [\mu A^{0.5}] & 0 & 1 & 2 & 3 & 4 \\
\hline
\end{array}
\]

- \( L = 1.065 \mu \text{m} \)
- \( L = 1.265 \mu \text{m} \)
- \( L = 1.465 \mu \text{m} \)
- \( L = 1.665 \mu \text{m} \)
- \( L = 1.865 \mu \text{m} \)
The graphs depict the relationship between $\sqrt{I_{ds}}$ and $V_{gs}$ for different values of $L$ with $V_{ds} = 1.1 \text{ V}$ (PMOS). The graphs show the effect of varying channel length on the drain current as a function of gate-to-source voltage. The legend indicates the specific values of $L$ for each curve:

- $L = 0.065\text{u}$
- $L = 0.265\text{u}$
- $L = 0.465\text{u}$
- $L = 0.665\text{u}$
- $L = 0.865\text{u}$

For $L = 1.065\text{u}$,

- $L = 1.265\text{u}$
- $L = 1.465\text{u}$
- $L = 1.665\text{u}$
- $L = 1.865\text{u}$
Extrapolating the curves to find the threshold voltages:

\[
V_{\text{thp}_{18v}} := \begin{cases}
\text{for } i \in 0..9 \\
\begin{pmatrix}
 x_i \\
 y_i \\
\end{pmatrix} \leftarrow \text{line}\left(\text{submatrix}\left[\text{I}_{\text{dsp}_{08v}}, 60, 70, 0, 0\right], \text{submatrix}\left[\text{V}_{\text{gs-array}}, 60, 70, 0, 0\right]\right)
\end{cases}
\]

\[
V_{\text{thp}_{12v}} := \begin{cases}
\text{for } i \in 0..9 \\
\begin{pmatrix}
 x_i \\
 y_i \\
\end{pmatrix} \leftarrow \text{line}\left(\text{submatrix}\left[\text{I}_{\text{dsp}_{11v}}, 60, 70, 0, 0\right], \text{submatrix}\left[\text{V}_{\text{gs-array}}, 60, 70, 0, 0\right]\right)
\end{cases}
\]

And obtaining the threshold voltage data from HSPICE:

\[
V_{\text{thp}_{\text{hspice}_{18v}}} := \text{VthHspiceData}_{18v}^{3} \\
V_{\text{thp}_{\text{hspice}_{12v}}} := \text{VthHspiceData}_{12v}^{3}
\]
Part d: To determine the effect of the drain-to-source voltage on the threshold voltage, simulations were carried out where the $V_{DS}$ is swept from 0 - 1.1 volts while holding $V_{GS}$ constant at 1.1 volt. Plotted below is the NMOS and PMOS threshold voltage data reported by HSPICE.

\[
\text{DIBLData} := \text{READPRN("dibl_data.txt")}
\]

\[
\begin{align*}
\text{VdsArray} & := \text{DIBLData}^{(0)} \text{V} \\
V_{\text{thn}} & := \text{DIBLData}^{(1)} \text{V} \\
V_{\text{thn\_body}} & := \text{DIBLData}^{(2)} \text{V} \\
V_{\text{thp}} & := \text{DIBLData}^{(3)} \text{V} \\
V_{\text{thp\_body}} & := \text{DIBLData}^{(4)} \text{V}
\end{align*}
\]

\begin{center}
\begin{figure}
\centering
\includegraphics[width=\textwidth]{NMOS_Threshold_Voltage_Vgs_1.1_V.png}
\end{figure}

\begin{figure}
\centering
\includegraphics[width=\textwidth]{PMOS_Threshold_Voltage_Vgs_1.1_V.png}
\end{figure}
\end{center}

Computing the slopes to get the DIBL factor yields:

\[
\begin{align*}
\xi_{\text{nmos}} & := \text{slope}(\text{VdsArray}, V_{\text{thn}}) \quad \xi_{\text{nmos}} = -0.113 \\
\xi_{\text{pmos}} & := \text{slope}(\text{VdsArray}, V_{\text{thp}}) \quad \xi_{\text{pmos}} = -0.136
\end{align*}
\]
Problem #2:

HSPICE simulations were performed for inverters with fan-outs of 1, 2, 3 and 4. Propagation data is shown below.

FanoutData013 := READPRN("inverter_delay_013.txt")
FanoutData009 := READPRN("inverter_delay_009.txt")
FanOut := FanoutData013^0\rangle t_p_013 := FanoutData013^3\rangle s t_p_009 := FanoutData009^3\rangle s

We can use this data to determine the inverter’s intrinsic delay as well as their $C_{out}$ to $C_{gate}$ ratio (γ).

\[ t_{p_013} := \text{intercept}(\text{FanOut}, t_p_{013}) \quad t_{p_013} = 8.809 \text{ ps} \]
\[ t_{p_009} := \text{intercept}(\text{FanOut}, t_p_{009}) \quad t_{p_009} = 6.752 \text{ ps} \]

\[ γ_{013} := \frac{t_{p_013}}{\text{slope}(\text{FanOut}, t_p_{013})} \quad γ_{013} = 1.377 \]
\[ \gamma_{009} := \frac{t_{p_009}}{\text{slope}(\text{FanOut}, t_p_{009})} \quad γ_{009} = 1.314 \]

\[ γ_0 := μ_{013} \quad γ_1 := μ_{009} \]

\[ V_{dd_0} := 1.3 \text{ V} \quad V_{dd_1} := 1.2 \text{ V} \]
The inverters are then simulated in a 5-stage ring oscillator circuit and their delay, power and oscillation frequency are obtained:

\[
\text{RingOscData} := \text{READPRN}("\text{ring\_data.txt}"
\]

\[
\text{LengthArray} := \text{RingOscData}^0 \text{m} \quad \text{RingDelay} := \text{RingOscData}^1 \text{s} \quad \text{InvDelay} := \text{RingOscData}^2 \text{s} \quad \text{OscFreq} := \text{RingOscData}^3 \text{Hz} \quad \text{I}_{\text{supply\_rms}} := \text{RingOscData}^4 \text{A} \quad \text{InvPower} := \text{RingOscData}^5 \text{W}
\]

Comparing the obtained ring oscillator data to the fan-out data:

\[
\text{InvDelay} = \begin{pmatrix} 19.807 \\ 24.607 \end{pmatrix} \text{ps} \quad t_{p_{009}} = 11.98 \text{ps} \quad t_{p_{013}} = 15.303 \text{ps}
\]

From the obtained HSPICE data, we can also compute the energy needed by each inverter in one cycle:

\[
\text{InvPower} = \begin{pmatrix} 29.009 \\ 43.363 \end{pmatrix} \mu \text{W} \quad \text{LengthArray} = \begin{pmatrix} 0.09 \\ 0.13 \end{pmatrix} \mu \text{m} \quad \text{V}_{dd} = \begin{pmatrix} 1.3 \\ 1.2 \end{pmatrix} \text{V}
\]

\[
\text{OscFreq} = \begin{pmatrix} 10.097 \\ 8.128 \end{pmatrix} \text{GHz} \quad \text{InvEnergyPerCycle} := \frac{\text{InvPower}}{\text{OscFreq}} \cdot \frac{1}{\text{OscFreq}}
\]

\[
\text{InvEnergyPerCycle} = \begin{pmatrix} 2.873 \\ 5.335 \end{pmatrix} \text{fJ}
\]

Using the \( \gamma \) data obtained from the fan-out simulations, we can calculate the input (gate) capacitance of the inverter:

\[
C_{\text{gate}} := \text{for } i \in 0 . . . 1 \\
\quad x_i := \frac{\text{InvPower}_i}{(\text{V}_{dd_i})^2 \cdot \text{OscFreq}_i} \cdot \frac{1}{(1 + \gamma_i)}
\]

\[
C_{\text{gate}} = \begin{pmatrix} 0.715 \\ 1.601 \end{pmatrix} \mu \text{F}
\]

Values Predicted by Scaling (General Scaling):

\[
S := \begin{pmatrix} 0.13 \mu \text{m} \\ 0.09 \mu \text{m} \end{pmatrix} \quad U := \begin{pmatrix} 1.3 \text{V} \\ 1.2 \text{V} \end{pmatrix} \quad S = 1.444 \quad U = 1.083
\]

\[
\text{C}_{\text{predicted}} := \frac{\text{C}_{\text{gate}}}{S} \quad \text{t}_{p_{\text{predicted}}} := \frac{\text{InvDelay}_i}{S} \quad \text{E}_{\text{predicted}} := \frac{\text{InvEnergyPerCycle}_i}{S \cdot U^2}
\]
We can see from the oxide thickness obtained from the device models are not exactly scaled as the feature size. This could account for some of the differences between the predicted and actual values.

\[ t_{\text{ox}}_1 \cdot 1.351 = t_{\text{ox}}_0 \]

Predicted versus simulated values:

\[ C_{\text{predicted}} = 1.108 \text{ fF} \]
\[ C_{\text{gate}_0} = 0.715 \text{ fF} \]
\[ t_{p\text{.predicted}} = 17.036 \text{ ps} \]
\[ \text{InvDelay}_0 = 19.807 \text{ ps} \]
\[ E_{\text{predicted}} = 3.147 \text{ fJ} \]
\[ \text{InvEnergyPerCycle}_0 = 2.873 \text{ fJ} \]

We can see from the results above that the predicted values are somewhat better than the values obtained from the simulations.

\[ 1 - \frac{C_{\text{predicted}}}{C_{\text{gate}_0}} = -54.997\% \]
\[ 1 - \frac{t_{p\text{.predicted}}}{\text{InvDelay}_0} = 13.992\% \]
\[ 1 - \frac{E_{\text{predicted}}}{\text{InvEnergyPerCycle}_0} = -9.542\% \]

\[ t_{\text{ox}}_0 := 5.7 \cdot \text{nm} \]
\[ t_{\text{ox}}_1 := 7.7 \cdot \text{nm} \]
\[ \frac{t_{\text{ox}}_1}{t_{\text{ox}}_0} = 1.351 \]

We can see from the oxide thickness obtained from the device models are not exactly scaled as the feature size. This could account for some of the differences between the predicted and actual values.
Problem #3:

**Part a: Motivation for Non-Classical CMOS Structures:**
Physical and manufacturing limits are making it more difficult to scale bulk CMOS further in order to meet the projected industry performance increase requirement of 17% per year. Thus, non-classical CMOS structures are being studied as candidates to replace bulk CMOS in order to meet these requirements.

**Part b: Non-Classical CMOS Structures:**

**Transport Enhanced MOSFETs (Strained Channel):**
This structure uses mechanically strained channel to enhance carrier mobility and velocity at the expense of higher manufacturing costs.

**Fully Depleted SOI:**
This structure has a thin body that is fully depleted, allowing strong turn-off, immunity to threshold voltage variations and higher drive currents due to enhanced carrier mobilities at the expense of tighter manufacturing tolerances.

**Ultra Thin Channel and Localized BOX:**
A localized ultra thin buried oxide isolates the channel from the bulk giving the advantages of SOI (strong turn-off, better threshold voltage variation immunity and higher carrier mobilities) in addition to deep source and drain regions for low parasitic resistances. The deep S/D regions and thin BOX increases capacitive coupling between the bulk and the channel/S/D regions that may potentially decrease speed.

**Schottky Source/Drain:**
Schottky contacts (metal-semiconductor contacts in place of shallow p-n junctions) reduce the parasitic resistance in the S/D regions. This structure however needs proper materials to form the schottky junction and UTB is needed to control leakage.

**Non-overlapped Source/Drain:**
By not overlapping the gate with the source and drain regions, this structure minimizes overlap capacitance, and is thus faster. Also, this structure shows less SCE and DIBL effects due to its longer effective channel length at the expense of higher S/D resistance.

**N-Gate Structures:**
The following structures have multiple gate surfaces effectively creating a 2 or 3 dimensional gate surface for better on and off control of the channel, and also allowing for thicker bodies.

**MG Tied Gate Sidewall Conduction:**
This structure has thin vertical fins (thinner than the channel length, and therefore could be harder to manufacture) that can provide adequate control of short channel effects. This structure can be implemented in bulk silicon substrates.

**MG Tied Gate Planar:**
This structure has gate electrodes at the top and bottom of the channel, can be fabricated in a simple process, and uses the same layout as bulk CMOS. In addition, the channel thickness is controlled by epitaxy instead of etching, allowing better control. Limited by widths of less than 1 micron.

**MG Double Gate Planar:**
This structure has two gates, one gate can be used for on/off control and one gate for threshold voltage adjustment. This can lead to improved short channel effects. The second gate however adds additional capacitance and adds wiring complexity.

**MG Double Gate Vertical:**
Since the conduction path from S to D is vertical, this structure’s channel length depends on epitaxy rather than lithography allowing very short and well controlled (limited to unit-sized) channels.