CSI62 Operating Systems and Systems Programming Lecture 12

Address Translation

October 8, 2018 Prof. Ion Stoica http://cs162.eecs.Berkeley.edu

FINISHING LECTURE 10

Multi-Level Feedback Scheduling



• Another method for exploiting past behavior (first use in CTSS)

- Multiple queues, each with different priority

- » Higher priority queues often considered "foreground" tasks
- Each queue has its own scheduling algorithm
 - » e.g. foreground RR, background FCFS
 - » Sometimes multiple RR priorities with quantum increasing exponentially (highest: I ms, next: 2ms, next: 4ms, etc)
- Adjust each job's priority as follows (details vary)
 - Job starts in highest priority queue
 - If timeout expires, drop one level
 - If timeout doesn't expire, push up one level (or to top)



- Result approximates SRTF:
 - CPU bound jobs drop like a rock
 - Short-running I/O bound jobs stay near top
- Scheduling must be done between the queues
 - Fixed priority scheduling:

» serve all from highest priority, then next priority, etc.

– Time slice:

8/10/18

» each queue gets a certain amount of CPU time

» e.g., 70% to highest, 20% next, 10% lowest



- Countermeasure: user action that can foil intent of OS designers
 - For multilevel feedback, put in a bunch of meaningless I/O to keep job's priority high
 - Of course, if everyone did this, wouldn't work!
- Example of Othello program:
 - Playing against competitor, so key was to do computing at higher priority the competitors.
 - » Put in **printf**'s, ran much faster!

Real-Time Scheduling (RTS)

- Efficiency is important but predictability is essential:
 - We need to predict with confidence worst case response times for systems
 - In RTS, performance guarantees are:
 - » Task- and/or class centric and often ensured a priori
 - In conventional systems, performance is:
 - » System/throughput oriented with post-processing (... wait and see ...)
 - Real-time is about enforcing predictability, and does not equal fast computing!!!
- Hard Real-Time
 - Attempt to meet all deadlines
 - EDF (Earliest Deadline First), LLF (Least Laxity First), RMS (Rate-Monotonic Scheduling), DM (Deadline Monotonic Scheduling)
- Soft Real-Time
 - Attempt to meet deadlines with high probability
 - Minimize miss ratio / maximize completion ratio (firm real-time)
 - Important for multimedia applications
 - CBS (Constant Bandwidth Server)

Example: Workload Characteristics

- Tasks are preemptable, independent with arbitrary arrival (=release) times
- Tasks have deadlines (D) and known computation times (C)
- Example Setup:



Example: Round-Robin Scheduling Doesn't Work





Earliest Deadline First (EDF)

- Tasks periodic with period P and computation C in each period: (P, C)
- Preemptive priority-based dynamic scheduling
- Each task is assigned a (current) priority based on how close the absolute deadline is
- The scheduler always schedules the active task with the closest absolute deadline



CS162 ©UCB Fall 2018

A Final Word On Scheduling

- When do the details of the scheduling policy and fairness really matter?
 When there aren't enough resources to go around
- When should you simply buy a faster computer?
 - (Or network link, or expanded highway, or ...)
 - One approach: Buy it when it will pay for itself in improved response time
 - » Assuming you're paying for worse response time in reduced productivity, customer angst, etc...
 - » Might think that you should buy a faster X when X is utilized 100%, but usually, response time goes to infinity as utilization⇒100%
- An interesting implication of this curve:
 - Most scheduling algorithms work fine in the ''linear'' portion of the load curve, fail otherwise
 - Argues for buying a faster X when hit "knee" of curve

8/10/18



TODAY'S LECTURE

CS162 ©UCB Fall 2018

Virtualizing Resources



- Physical Reality: Different Processes/Threads share the same hardware
 - Need to multiplex CPU (done)
 - Need to multiplex use of Memory (Today)
 - Need to multiplex disk and devices (later in term)
- Why worry about memory sharing?
 - The complete working state of a process and/or kernel is defined by its data in memory (and registers)
 - Consequently, two different processes cannot use the same memory
 - » Physics: two different data cannot occupy same locations in memory
 - May not want different threads to have access to each other's memory

Next Objective

- Dive deeper into the concepts and mechanisms of memory sharing and address translation
- Enabler of many key aspects of operating systems
 - Protection
 - Multi-programming
 - Isolation
 - Memory resource management
 - I/O efficiency
 - Sharing
 - Inter-process communication
 - Demand paging
- Today: Linking, Segmentation



Recall: Single and Multithreaded Processes



- Threads encapsulate concurrency
 - "Active" component of a process
- Address spaces encapsulate protection
 - Keeps buggy program from trashing the system
 - "Passive" component of a process

Important Aspects of Memory Multiplexing (1/2)

- Protection: prevent access to private memory of other processes
 - Kernel data protected from User programs
 - Programs protected from themselves
 - May want to give special behavior to different memory regions (Read Only, Invisible to user programs, etc)
- Controlled overlap: sometimes we want to share memory across processes.
 - E.g., communication across processes, share code
 - Need to control such overlap

Important Aspects of Memory Multiplexing (2/2)

- Translation:
 - Ability to translate accesses from one address space (virtual) to a different one (physical)
 - When translation exists, processor uses virtual addresses, physical memory uses physical addresses
 - Side effects:
 - » Can be used to give uniform view of memory to programs
 - » Can be used to provide protection (e.g., avoid overlap)
 - » Can be used to control overlap

Recall: Loading



Binding of Instructions and Data to Memory





Second copy of program from previous example



Second copy of program from previous example



Multi-step Processing of a Program for Execution

- Preparation of a program for execution involves components at:
 - Compile time (i.e., "gcc")
 - Link/Load time (UNIX "Id" does link)
 - Execution time (e.g., dynamic libs)
- Addresses can be bound to final values anywhere in this path
 - Depends on hardware support
 - Also depends on operating system
- Dynamic Libraries

8/10/18

- Linking postponed until execution
- Small piece of code, *stub*, used to locate appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes routine



CS162 ©UCB Fall 2018

Recall: Uniprogramming

- Uniprogramming (no Translation or Protection)
 - Application always runs at same place in physical memory since only one application at a time
 - Application can access any physical address





 Application given illusion of dedicated machine by giving it reality of a dedicated machine

Multiprogramming (primitive stage)

- Multiprogramming without Translation or Protection
 - Must somehow prevent address overlap between threads



- Use Loader/Linker: Adjust addresses while program loaded into memory (loads, stores, jumps)
 - » Everything adjusted to memory location of program
 - » Translation done by a linker-loader (relocation)
 - » Common in early days (... till Windows 3.x, 95?)
- With this solution, no protection: bugs in any program can cause other programs to crash or even the OS

Multiprogramming (Version with Protection)

• Can we protect programs from each other without translation?



- Yes: use two special registers BaseAddr and LimitAddr to prevent user from straying outside designated area
 - » If user tries to access an illegal address, cause an error
- During switch, kernel loads new base/limit from PCB (Process Control Block)

CS162 ©UCB Fall 2018

» User not allowed to change base/limit registers

Recall: General Address translation



- Recall: Address Space:
 - All the addresses and state a process can touch
 - Each process and kernel has different address space
- Consequently, two views of memory:
 - View from the CPU (what program sees, virtual memory)
 - View from memory (physical memory)
 - Translation box (MMU) converts between the two views
- Translation makes it much easier to implement protection
 - If task A cannot even gain access to task B's data, no way for A to adversely affect B
- With translation, every program can be linked/loaded into same region of user address space
 8/10/18

Simple Example: Base and Bounds (CRAY-I)



- Could use base/bounds for dynamic address translation translation happens at execution:
 - Alter address of every load/store by adding "base"
 - Generate error if address bigger than limit
- This gives program the illusion that it is running on its own dedicated machine, with memory starting at 0
 - Program gets continuous region of memory
 - Addresses within program do not have to be relocated when program placed in different region of DRAM
 CS162 ©UCB Fall 2018

Issues with Simple B&B Method



- Fragmentation problem over time
 - Not every process is same size \rightarrow memory becomes fragmented
- Missing support for sparse address space
 - Would like to have multiple chunks/program (Code, Data, Stack)
- Hard to do inter-process sharing
 - Want to share code segments when possible
 - Want to share memory between processes

– Helped by providing multiple segments per process 8/10/18 CS162 ©UCB Fall 2018

More Flexible Segmentation



- Logical View: multiple separate segments
 - Typical: Code, Data, Stack
 - Others: memory sharing, etc
- Each segment is given region of contiguous memory
 - Has a base and limit
 - Can reside anywhere in physical memory CS162 ©UCB Fall 2018

Implementation of Multi-Segment Model



Intel x86 Special Registers



RPL = Requestor Privilege LevelTI = Table Indicator(0 = GDT, 1 = LDT)Index = Index into table

Protected Mode segment selector

Typical Segment Register Current Priority is RPL Of Code Segment (CS)





Lec 12.32



Lec 12.33





Deadline for 1st midterm regrades: Tomorrow, 10/9



0x240	main:	la \$a0, varx					
0x244		jal strlen			Seg ID #	Base	Limit
 Øx360	strlen·	 1i	\$v0 0 ·count		0 (code)	0x4000	0x0800
0x364	loop:	lb	\$t0, (\$a0)		l (data)	0x4800	0x1400
0x368		beq	<pre>\$r0,\$t0, done</pre>		2 (shared)	0×F000	0×1000
 0v4050	VODY	 du	Av21/150		3 (stack)	0x0000	0×3000
0,4050	VarX	uw	08314139	'			

Let's simulate a bit of this code to see what happens ($PC=0\times240$):

Fetch 0x240. Virtual segment #? 0; Offset? 0x240
 Physical address? Base=0x4000, so physical addr=0x4240
 Fetch instruction at 0x4240. Get "la \$a0, varx"
 Move 0x4050 → \$a0, Move PC+4→PC

0x240	main:	la \$a0, varx ⁼					
0x244		jal strlen			Seg ID #	Base	Limit
 QV360	strlon·]i	\$v0 0 ·count		0 (code)	0x4000	0x0800
0x364	loop:	lb	\$t0, (\$a0)		l (data)	0x4800	0x1400
0x368		beq	\$r0,\$t0, done		2 (shared)	0×F000	0x1000
 0v1050	Vany	 dw	0x31/150		3 (stack)	0x0000	0x3000
074020	varX	uw	07214123	<u>ן</u> י			

Let's simulate a bit of this code to see what happens ($PC=0\times240$):

- Fetch 0x240. Virtual segment #? 0; Offset? 0x240
 Physical address? Base=0x4000, so physical addr=0x4240
 Fetch instruction at 0x4240. Get "la \$a0, varx"
 Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC

0x240	main:	la \$a0, varx					
0x244		jal strlen			Seg ID #	Base	Limit
		•••			0 (code)	0x4000	0x0800
0x360	strlen:	li	\$v0, 0 ;co	unt			0/0000
0x364	loop:	1b	\$t0, (\$a0)		l (data)	0x4800	0x1400
0x368		beq	\$r0,\$t0, do	ne	2 (shared)	0xF000	0x1000
 0×4050		 du	0214150		3 (stack)	0x0000	0×3000
0X4050	varx	aw	ØX314159				

Let's simulate a bit of this code to see what happens ($PC=0\times240$):

- Fetch 0x240. Virtual segment #? 0; Offset? 0x240
 Physical address? Base=0x4000, so physical addr=0x4240
 Fetch instruction at 0x4240. Get "la \$a0, varx"
 Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC
- 3. Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 \rightarrow \$v0, Move PC+4 \rightarrow PC

0x0240	main:	la \$a0, varx					
0x0244		jal strlen			Seg ID #	Base	Limit
 0x0260	ctplop.];	tuo o .c	ount	0 (code)	0x4000	0x0800
020200	Strien.	<u> </u>		ounc		0 1000	0 1 4 0 0
0x0364	loop:	lb	\$t0, (\$a0)		I (data)	0x4800	0×1400
0x0368		beq	\$r0,\$t0, d	one	2 (shared)	0×F000	0×1000
		•••			3 (stack)	0~0000	0~3000
0x4050	varx	dw	0x314159		J(Stack)		0,5000

Let's simulate a bit of this code to see what happens (PC=0x0240):

- Fetch 0x0240. Virtual segment #? 0; Offset? 0x240
 Physical address? Base=0x4000, so physical addr=0x4240
 Fetch instruction at 0x4240. Get "la \$a0, varx"
 Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x0244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC
- 3. Fetch 0x0360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 \rightarrow \$v0, Move PC+4 \rightarrow PC
- Fetch 0x0364. Translated to Physical=0x4364. Get "lb \$t0, (\$a0)" Since \$a0 is 0x4050, try to load byte from 0x4050 Translate 0x4050 (0100 0000 0101 000). Virtual segment #? 1; Offset? 0x50 Physical address? Base=0x4800, Physical addr = 0x4850, Load Byte from 0x4850→\$t0, Move PC+4→PC CS162 ©UCB Fall 2018

Observations about Segmentation

- Virtual address space has holes
 - Segmentation efficient for sparse address spaces
 - A correct program should never address gaps (except as mentioned in moment)
 - » If it does, trap to kernel and dump core
- When it is OK to address outside valid range?
 - This is how the stack and heap are allowed to grow
 - For instance, stack takes fault, system automatically increases size of stack
- Need protection mode in segment table
 - For example, code segment would be read-only
 - Data and stack would be read-write (stores allowed)
 - Shared segment could be read-only or read-write
- What must be saved/restored on context switch?
 - Segment table stored in CPU, not in memory (small)
 - Might store all of processes memory onto disk when switched (called "swapping")

Problems with Segmentation

- Must fit variable-sized chunks into physical memory
- May move processes multiple times to fit everything
- Limited options for swapping to disk
- Fragmentation: wasted space
 - External: free gaps between allocated chunks
 - Internal: don't need all memory within allocated chunks

Recall: General Address Translation



Paging: Physical Memory in Fixed Size Chunks

- Solution to fragmentation from segments?
 - Allocate physical memory in fixed size chunks (''pages'')
 - Every chunk of physical memory is equivalent
 - » Can use simple vector of bits to handle allocation: 00110001110001101 ... 110010
 - » Each bit represents page of physical memory $1 \Rightarrow$ allocated, $0 \Rightarrow$ free

Should pages be as big as our previous segments?

 No: Can lead to lots of internal fragmentation
 » Typically have small pages (1K-16K)
 – Consequently: need multiple pages/segment

How to Implement Paging?



Simple Page Table Example



What about Sharing?



Summary: Paging



Summary: Paging



Summary: Paging



Page Table Discussion

- What needs to be switched on a context switch?
 Page table pointer and limit
- Analysis
 - Pros
 - » Simple memory allocation
 - » Easy to share
 - Con: What if address space is sparse?
 - » E.g., on UNIX, code starts at 0, stack starts at $(2^{31}-1)$
 - » With IK pages, need 2 million page table entries!
 - Con: What if table really big?
 - » Not all pages used all the time \Rightarrow would be nice to have working set of page table in memory
- How about multi-level paging or combining paging and segmentation?



Summary: Two-Level Paging



Summary: Two-Level Paging



Multi-level Translation: Segments + Pages

- What about a tree of tables?
 - Lowest level page table \Rightarrow memory still allocated with bitmap
 - Higher levels often segmented
- Could have any number of levels. Example (top segment):



- Contents of top-level segment registers (for this example)
- Pointer to top-level table (page table)



8/10/18

Multi-level Translation Analysis

- Pros:
 - Only need to allocate as many page table entries as we need for application
 - » In other wards, sparse address spaces are easy
 - Easy memory allocation
 - Easy Sharing
 - » Share at segment or page level (need additional reference counting)
- Cons:
 - One pointer per page (typically 4K 16K pages today)
 - Page tables need to be contiguous
 - » However, previous example keeps tables to exactly one page in size
 - Two (or more, if >2 levels) lookups per reference
 » Seems very expensive!

Summary

- Segment Mapping
 - Segment registers within processor
 - Segment ID associated with each access
 - » Often comes from portion of virtual address
 - » Can come from bits in instruction instead (x86)
 - Each segment contains base and limit information
 - » Offset (rest of address) adjusted by adding base
- Page Tables
 - Memory divided into fixed-sized chunks of memory
 - Virtual page number from virtual address mapped through page table to physical page number
 - Offset of virtual address same as physical address
 - Large page tables can be placed into virtual memory
- Multi-Level Tables
 - Virtual address mapped to series of tables
 - Permit sparse population of address space