

Why "Real" Information is so Important

Save Resources

Improve Productivity

Enable New Knowledge

Preventing Failures

Increase Comfort

Enhance Safety & Security

High-Confidence Transport


Protect Health

Improve Food & H2O

4/29/15 Kubiawicz CS162 ©UCB Spring 2015 Lec 24.5

Resources in a Smart Space (2011)

- Potential Displays Everywhere
 - Walls, Tables, Appliances, Smart Phones, Google Glasses....
- Audio Output Everywhere
- Inputs Everywhere
 - Touch Surfaces
 - Cameras/ Gesture Tracking
 - Voice
- Context Tracking
 - Who is Where
 - What do they want
 - Which Inputs map to which applications



2013

4/29/15 Kubiawicz CS162 ©UCB Spring 2015 Lec 24.7

2014

RGB LED Controller

WiFi

HOTOOK

COOPER Wiring Devices
Enjoy Wireless Plug-In Lighting or Appliance Control

GE
Add Z-Wave Control to Your Incandescent or Fluorescent Appliances

4/29/15 Kubiawicz CS162 ©UCB Spring 2015 Lec 24.8

2013



The Nest makes headlines!

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.9

2014



4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.10

2014



CES 2014: Connected Home And Wearables To Take Center Stage
An oasis of gadgets at CES 2014 will highlight the powers of Bluetooth and wearable computing, the connected home and the quantified self.




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.11


Broad Technology Trends

Moore's Law: # transistors on cost-effective chip doubles every 18 months



Today: 1 million transistors per \$

Bell's Law: a new computer class emerges every 10 years




Same fabrication technology provides CMOS radios for communication and micro-sensors

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.12

'Low-Tech' Enabling Technology



Microcontroller Flash Storage Radio Communication Sensors

IEEE 802.15.4


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.13

The Systems Challenge

Monitoring & Managing Spaces and Things



Miniature, low-power connections to the physical world

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.14

Key WSN Research Developments


- **Event-Driven Component-Base Operating System**
 - Framework for building System & Network abstractions
 - Low-Power Protocols
 - Hardware and Application Specific
- **Idle listening**
 - All the energy is consumed by listening for a packet to receive => Turn radio on only when there is something to hear
- **Reliable routing on Low-Power & Lossy Links**
 - Power, Range, Obstructions => multi-hop
 - Always at edge of SNR => loss is common
 - => monitoring, retransmission, and local rerouting
- **Trickle - don't flood** (tx rate < 1/density, and < info change)
 - Connectivity is determined by physical points of interest, not network designer.
 - never naively respond to a broadcast
 - re-broadcast very very politely

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.15

Internet of Every Thing - Realized 2008



* Production implementation on TI msp430/cc2420

- Footprint, power, packet size, & bandwidth
- Open version 27k / 4.6k

	ROM	RAM
CC2420 Driver	3149	272
802.15.4 Encryption	1194	101
Media Access Control	330	9
Media Management Control	1348	20
6LoWPAN + IPv6	2550	0
Checksums	134	0
SLAAC	216	32
DHCPv6 Client	212	3
DHCPv6 Proxy	104	2
ICMPv6	522	0
Unicast Forwarder	1158	451
Multicast Forwarder	352	4
Message Buffers	0	2048
Router	2050	106
UDP	450	6
TCP	1574	50

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Internet of Every Thing - standardized 2010

ROLL
Internet-Draft
Intended status: Standards Track
Expires: April 4, 2011

T. Winter, Ed.
P. Thubert, Ed.
Cisco Systems
A. Brandt
Sigma Designs
T. Clausen
LIX, Ecole Polytechnique
J. Hui
Arch Rock Corporation
R. Kelsey
Ember Corporation
P. Levis
Stanford University
K. Pister
Dust Networks
R. Struik

2008-02-15 charter

Routing Over Low power and Lossy networks (roll)

Charter

Current Status: Active Working Group

Chair(s):

JP Vasseur <jpv@cisco.com>
David Culler <culler@eecs.berkeley.edu>



RPL: IPv6 Routing Protocol for Low power and Lossy Networks
draft-ietf-roll-rpl-12

Abstract

Low power and Lossy Networks (LLNs) are a class of network in which both the routers and their interconnect are constrained. LLN routers



ZigBee Smart Energy Version 2.0 Documents

ZigBee Smart Energy version 2.0 will be IP-based and offer a variety of new features.




4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.17

Smart meter rollouts




http://www.edisonfoundation.net/iee/Documents/IEE_SmartMeterRollouts_0512.pdf

4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.18

The Mote/TinyOS revolution...




4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.19

TinyOS - Framework for Innovation



4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.20

Support for Swarm Applications


- Resource Discovery
 - Which resources /services are available?
 - What are these resources and what are their capabilities?
 - Who owns them and how much do I need?
- Real Time Requirements
 - Sophisticated multimedia interactions
 - Control of/interaction with health-related devices
- Responsiveness Requirements
 - Provide a good interactive experience to users
- Explicitly Parallel Components
 - Components exploit parallelism when possible
- Direct Interaction with Cloud storage and computation
 - Potentially extensive use of remote services
 - Serious security/data vulnerability concerns

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.25

The Missing Link?



SWARM-OS: A mediation layer that discovers resources and connects them with applications

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.26

What about the "FOG" and "Cloud"? New Abstraction: the Cell

- Properties of a Cell: Service Level Guarantees
 - A user-level software component with guaranteed resources
 - Has full control over resources it owns ("Bare Metal")
 - Contains at least one memory protection domain (possibly more)
 - Contains a set of secured channel endpoints to other Cells
 - Contains a security context which may protect and decrypt information
- When mapped to the hardware, a cell gets:
 - Gang-schedule hardware thread resources ("Harts")
 - Guaranteed fractions of other physical resources
 - » Physical Pages (DRAM), Cache partitions, memory bandwidth, power
 - Guaranteed fractions of system services
- Predictability of performance ⇒
 - Ability to model performance vs resources
 - Ability for user-level schedulers to better provide QoS

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.27

Cell Implementation Platform: Tessellation Version 2



- Tessellation Operating System
 - Provides basic Cell Implementation
 - Build on the Xen Hypervisor
- Why Xen?
 - Provides clean starting point for resource containers
 - Leverage mature OS (Linux) device support, critical drivers can be isolated in a stub domain
 - Framework for developing VM schedulers
 - Mini-OS, a lightweight POSIX-compatible Xen guest OS, is basis for the customizable app runtime
 - Support for ARM and x86
- Unikernels: Software Appliances
 - Small compiled kernels with only enough components to support one application
 - Every component has its own resource container
- Dynamic resource optimization framework

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.28

Implementing Cells: Space-Time Partitioning



- **Spatial Partition: Performance isolation**
 - Each partition receives a vector of basic resources
 - » A number HW threads
 - » Chunk of physical memory
 - » A portion of shared cache
 - » A fraction of memory BW
 - » **Shared fractions of services**

- **Partitioning varies over time**
 - Fine-grained multiplexing and guarantee of resources
 - » Resources are gang-scheduled
- **Controlled multiplexing, not uncontrolled virtualization**
- **Partitioning adapted to the system's needs**

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.29

Resource Discovery and Ontology


- Dynamically discover resources, services, and cyber-physical components (sensors/actuators) that meet application requirements
 - Find *local* components that meet some specification
 - Use ontology to describe exactly what component do
 - Distribute these resources (or fractions of services) to application cells in order to meet QoS requirements
- Many partial solutions out there, no complete solutions
 - Must deal with locality (discover local items) while at same time dealing with remote (global) services
 - Must gracefully handle failover of components
- One important aspect is that resources must be handed out only to authorized users
 - Authorization can involve ownership, micropayments, etc..

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.30

Brokering Service: The Hierarchy of Ownership



- Discover Resources in "Domain"
 - Devices, Services, Other Brokers
 - Resources self-describing?
- Allocate and Distribute Resources to Cells that need them
 - Solve Impedance-mismatch problem
 - Dynamically optimize execution
 - Hand out Service-Level Agreements (SLAs) to Cells
 - Deny admission to Cells which violate existing agreements
- Complete hierarchy
 - World graph of applications

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.31

DataCentric Vision


- Hardware resources are a commodity
 - Computation resource fails? Get another
 - Sensor fails? Find another
 - Change your location? Find new resources
- **All that really matters is the information**
 - **Integrity, Privacy, Availability, Durability**
 - **Hardware to prevent accidental information leakage**
- Permanent state handled by Universal Data Storage, Distribution, and Archiving
- We need a new Internet for the Internet of Things?
 - Communication and Storage are really duals
 - Why separate them?

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.32

The Global Data Plane




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.33

GDP Secure Log




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.34

- **Locality Optimization/QoS**
 - Flat 256-bit address space
 - Routes adapted as elements move
 - Hardware QoS exploited
 - Multicast trees built as needed
- **Durability**
 - Replicas/Reed-Solomon coding
- **Single Writer/Append only**
 - Owner Key Signs entries
 - LOG server rejects bad entries
 - Tradeoff in granularity, i.e. frequency of signatures
- **Multiple Readers/Subscribers**
 - Random access/push based

Simple Log-based Use-case



- **Lightweight Logs** ⇒ One Log per Device
- **Log Input Secured via Owner Key/Checked by consumer**
- **Optional encryption for privacy**
- **Timestamps to help ensure freshness**

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.35

Build DataStores on top of GDP through Composition


- **Common Access APIs (CAAPIs): Support common data access methods such as:**
 - Key/Value Store
 - Object Store/File System
 - Data Base (i.e. Google Spanner)
- **CAAPIs exported by services that consume the LOG**
 - Much more convenient way to access data
- **The LOG is the *Ground Truth* for data, but data is projected into a more convenient form**
 - To do Random File access, Indexing, SQL queries, Latest value for given Key, etc
 - Optional Checkpoints stored for quick restart/cloning

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.36

Example: DataBase CAAPI



- CAAPI Service can be taken down, replicated, and restarted
- Time-stamp driven transactions (Google Spanner)
- Cloud-based computation (Spark)

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.37

Properties of the GDP (Summary)


- **Universal way to address every stream of information**
 - Publish/Subscribe view of information
 - Large *flat* address space (at least 256 bits)
 - Mechanisms for access control, privacy, and transactions
 - Streams of data persisted automatically for later access
- **Location Independence** ⇒ Above network level
 - Build Swarmlets once and run them anywhere
 - Migrate or replicate *running* swarmlets
 - Locality optimization/QoS handled by underlying system
- **Common Access APIs (CAAPIs) provide standard Interfaces**
 - Key/Value Store, Data Bases, File Systems
- **Deep Archival Storage:**
 - Automatic Geographically Distributed Archival Storage
- **One system for sensors and big data**

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.38

The Revolution




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.39

The Revolution



4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.40

Use Quantum Mechanics to Compute?


- Weird but useful properties of quantum mechanics:
 - Quantization: Only certain values or orbits are good
 - » Remember orbitals from chemistry???
 - Superposition: Schizophrenic physical elements don't quite know whether they are one thing or another
- All existing digital abstractions try to eliminate QM
 - Transistors/Gates designed with classical behavior
 - Binary abstraction: a "1" is a "1" and a "0" is a "0"
- **Quantum Computing:**
Use of Quantization and Superposition to compute.
- **Interesting results:**
 - **Shor's algorithm: factors in polynomial time!**
 - **Grover's algorithm: Finds items in unsorted database in time proportional to square-root of n.**
 - **Materials simulation: exponential classically, linear-time QM**

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.41

Quantization: Use of "Spin"




- Particles like Protons have an intrinsic "Spin" when defined with respect to an external magnetic field
- Quantum effect gives "1" and "0":
 - Either spin is "UP" or "DOWN" nothing between

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.42

Kane Proposal II (First one didn't quite work)



- Bits Represented by combination of proton/electron spin
- Operations performed by manipulating control gates
 - Complex sequences of pulses perform NMR-like operations
- Temperature < 1° Kelvin!

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.43

Now add Superposition!

- The bit can be in a combination of "1" and "0":
 - Written as: $\Psi = C_0|0\rangle + C_1|1\rangle$
 - The C 's are *complex numbers!*
 - Important Constraint: $|C_0|^2 + |C_1|^2 = 1$
- If *measure* bit to see what looks like,
 - With probability $|C_0|^2$ we will find $|0\rangle$ (say "UP")
 - With probability $|C_1|^2$ we will find $|1\rangle$ (say "DOWN")
- Is this a real effect? Options:
 - This is just statistical - given a large number of protons, a fraction of them ($|C_0|^2$) are "UP" and the rest are down.
 - This is a real effect, and the proton is really both things until you try to look at it
- **Reality: second choice!**
 - **There are experiments to prove it!**

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.44

A register can have many values!

- Implications of superposition:
 - An n -bit register can have 2^n values simultaneously!
 - 3-bit example:

$$\Psi = C_{000}|000\rangle + C_{001}|001\rangle + C_{010}|010\rangle + C_{011}|011\rangle + C_{100}|100\rangle + C_{101}|101\rangle + C_{110}|110\rangle + C_{111}|111\rangle$$
- Probabilities of measuring all bits are set by coefficients:
 - So, prob of getting $|000\rangle$ is $|C_{000}|^2$, etc.
 - Suppose we measure only one bit (first):
 - » We get "0" with probability: $P_0 = |C_{000}|^2 + |C_{001}|^2 + |C_{010}|^2 + |C_{011}|^2$
Result: $\Psi = (C_{000}|000\rangle + C_{001}|001\rangle + C_{010}|010\rangle + C_{011}|011\rangle)$
 - » We get "1" with probability: $P_1 = |C_{100}|^2 + |C_{101}|^2 + |C_{110}|^2 + |C_{111}|^2$
Result: $\Psi = (C_{100}|100\rangle + C_{101}|101\rangle + C_{110}|110\rangle + C_{111}|111\rangle)$
- Problem: Don't want environment to *measure* before ready!
 - Solution: Quantum Error Correction Codes!

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.45

Spooky action at a distance

- Consider the following simple 2-bit state:

$$\Psi = C_{00}|00\rangle + C_{11}|11\rangle$$
 - Called an "EPR" pair for "Einstein, Podolsky, Rosen"
- Now, separate the two bits:



- If we measure one of them, it instantaneously sets other one!
 - Einstein called this a "spooky action at a distance"
 - In particular, if we measure a $|0\rangle$ at one side, we get a $|0\rangle$ at the other (and vice versa)
- Teleportation
 - Can "pre-transport" an EPR pair (say bits X and Y)
 - Later to transport bit A from one side to the other we:
 - » Perform operation between A and X, yielding two classical bits
 - » Send the two bits to the other side
 - » Use the two bits to operate on Y
 - » Poof! State of bit A appears in place of Y


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.46

Model:

Operations on coefficients + measurements



- Basic Computing Paradigm:
 - Input is a register with superposition of many values
 - » Possibly all $2n$ inputs equally probable!
 - Unitary transformations compute on coefficients
 - » Must maintain probability property (sum of squares = 1)
 - » Looks like doing computation on all $2n$ inputs simultaneously!
 - Output is one result attained by measurement
- If do this poorly, just like probabilistic computation:
 - If $2n$ inputs equally probable, may be $2n$ outputs equally probable.
 - After measure, like picked random input to classical function!
 - All interesting results have some form of "fourier transform" computation being done in unitary transformation

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.47

Shor's Factoring Algorithm

- The Security of RSA Public-key cryptosystems depends on the difficulty of factoring a number $N=pq$ (product of two primes)
 - Classical computer: sub-exponential time factoring
 - Quantum computer: polynomial time factoring
- Shor's Factoring Algorithm (for a quantum computer)
 - Easy 1) Choose random $x : 2 \leq x \leq N-1$.
 - Easy 2) If $\gcd(x, N) \neq 1$, Bingo!
 - Hard 3) Find smallest integer $r : x^r \equiv 1 \pmod{N}$
 - Easy 4) If r is odd, GOTO 1
 - Easy 5) If r is even, $a \equiv x^{r/2} \pmod{N} \Rightarrow (a-1)(a+1) = kN$
 - Easy 6) If $a \equiv N-1 \pmod{N}$ GOTO 1
 - Easy 7) ELSE $\gcd(a \pm 1, N)$ is a non trivial factor of N .

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.48

Finding r with $x^r \equiv 1 \pmod{N}$

$$\sum_k |k\rangle |1\rangle \xrightarrow{\text{Quantum Fourier Transform}} \sum_k |k\rangle |x^k\rangle$$

$$= \sum_{y=0}^{r-1} \sum_{w=0}^{r-1} |w + ry\rangle |x^w\rangle$$

Quantum Fourier Transform

- Finally: Perform measurement
 - Find out r with high probability
 - Get $|y\rangle |a^w\rangle$ where y is of form k/r and w' is related

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.49

Quantum Computing Architectures


- Why study quantum computing?
 - Interesting, says something about physics
 - » Failure to build \Rightarrow quantum mechanics wrong?
 - Mathematical Exercise (perfectly good reason)
 - Hope that it will be practical someday:
 - » Shor's factoring, Grover's search, Design of Materials
 - » Quantum Co-processor included in your Laptop?
- To be practical, will need to hand quantum computer design off to classical designers
 - Baring Adiabatic algorithms, will probably need 100s to 1000s (millions?) of working logical Qubits \Rightarrow 1000s to millions of physical Qubits working together
 - Current chips: ~ 1 billion transistors!
- Large number of components is realm of *architecture*
 - What are optimized structures of quantum algorithms when they are mapped to a physical substrate?
 - Optimization not possible by hand
 - » Abstraction of elements to design larger circuits
 - » Lessons of last 30 years of VLSI design: USE CAD

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.50


Quantum Circuit Model



- Quantum Circuit model - graphical representation
 - Time Flows from left to right
 - Single Wires: persistent Qubits, Double Wires: classical bits
 - » Qubit - coherent combination of 0 and 1: $\psi = \alpha|0\rangle + \beta|1\rangle$
 - Universal gate set: Sufficient to form all unitary transformations

Example: Syndrome Measurement (for 3-bit code)

- Measurement (meter symbol) produces classical bits



Quantum CAD


- Circuit expressed as netlist
- Computer manipulated circuits and implementations

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.51

Adding Quantum ECC



- Quantum State Fragile \Rightarrow encode all Qubits
 - Uses many resources: e.g. 3-level $[[7,1,3]]$ code 343 physical Qubits/logical Qubit!
- Still need to handle operations (fault-tolerantly)
 - Some set of gates are simply "transversal:"
 - » Perform identical gate between each physical bit of logical encoding
 - Others (like T gate for $[[7,1,3]]$ code) cannot be handled transversally
 - » Can be performed fault-tolerantly by preparing appropriate ancilla
- Finally, need to perform periodical error correction
 - Correct after every(?) Gate, Long distance movement, Long Idle Period
 - Correction reducing entropy \Rightarrow Consumes Ancilla bits
- Observation: $\geq 90\%$ of QEC gates are used for ancilla production $\geq 70-85\%$ of all gates are used for ancilla production

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.52

Outline

- Quantum Computing
- **Ion Trap Quantum Computing**
- Quantum Computer Aided Design
 - Area-Delay to Correct Result (ADCR) metric
 - Comparison of error correction codes
- Quantum Data Paths
 - QLA, CQLA, Qalypso
 - Ancilla factory and Teleportation Network Design
- Error Correction Optimization ("ReCorrection")
- Shor's Factoring Circuit Layout and Design

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.53

MEMs-Based Ion Trap Devices

- Ion Traps: One of the more promising quantum computer implementation technologies
 - Built on Silicon
 - » Can bootstrap the vast infrastructure that currently exists in the microchip industry
 - Seems to be on a "Moore's Law" like scaling curve
 - » 12 bits exist, 30 promised soon, ...
 - » Many researchers working on this problem
 - Some optimistic researchers speculate about room temperature
- Properties:
 - Has a long-distance Wire
 - » So-called "ballistic movement"
 - Seems to have relatively long decoherence times
 - Seems to have relatively low error rates for:
 - » Memory, Gates, Movement


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.54

Quantum Computing with Ion Traps

- Qubits are atomic ions (e.g. Be^+)
 - State is stored in hyperfine levels
 - Ions suspended in channels between electrodes
- Quantum gates performed by lasers (either one or two bit ops)
 - Only at certain trap locations
 - Ions move between laser sites to perform gates
- Classical control
 - Gate (laser) ops
 - Movement (electrode) ops
 - Complex pulse sequences to cause Ions to migrate
 - Care must be taken to avoid disturbing state
- Demonstrations in the Lab
 - NIST, MIT, Michigan, many others



Courtesy of Chuang group, MIT


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.55

An Abstraction of Ion Traps

- **Basic block abstraction: Simplify Layout**



- Evaluation of layout through simulation
 - Yields Computation Time and Probability of Success
- Simple Error Model: Depolarizing Errors
 - Errors for every Gate Operation and Unit of Waiting
 - Ballistic Movement Error: Two error Models
 1. Every Hop/Turn has probability of error
 2. Only Accelerations cause error


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.56

Ion Trap Physical Layout

- **Input: Gate level quantum circuit**
 - Bit lines
 - 1-qubit gates
 - 2-qubit gates
- **Output:**
 - Layout of channels
 - Gate locations
 - Initial locations of ions
 - Movement/gate schedule
 - Control for schedule



4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.57

Outline


- Quantum Computing
- Ion Trap Quantum Computing
- **Quantum Computer Aided Design**
 - Area-Delay to Correct Result (ADCR) metric
 - Comparison of error correction codes
- Quantum Data Paths
 - QLA, CQLA, Qalypso
 - Ancilla factory and Teleportation Network Design
- Error Correction Optimization ("ReCorrection")
- Shor's Factoring Circuit Layout and Design

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.58

Vision of Quantum Circuit Design



4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.59

Important Measurement Metrics

- **Traditional CAD Metrics:**
 - Area
 - » What is the total area of a circuit?
 - » Measured in macroblocks (ultimately μm^2 or similar)
 - Latency (Latency_{single})
 - » What is the total latency to compute circuit *once*
 - » Measured in seconds (or μs)
 - Probability of Success (P_{success})
 - » Not common metric for classical circuits
 - » Account for occurrence of errors and error correction
- **Quantum Circuit Metric: ADCR**
 - Area-Delay to Correct Result: Probabilistic Area-Delay metric
 - $$\text{ADCR} = \text{Area} \times E(\text{Latency}) = \frac{\text{Area} \times \text{Latency}_{\text{single}}}{P_{\text{success}}}$$
 - ADCR_{optimal}: Best ADCR over all configurations
- **Optimization potential: Equipotential designs**
 - Trade Area for lower latency
 - Trade lower probability of success for lower latency


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.60

How to evaluate a circuit?

- First, generate a physical instance of circuit
 - Encode the circuit in one or more QEC codes
 - Partition and layout circuit: Highly dependant of layout heuristics!
 - » Create a physical layout and scheduling of bits
 - » Yields area and communication cost




- Then, evaluate probability of success
 - Technique that works well for depolarizing errors: Monte Carlo
 - » Possible error points: Operations, Idle Bits, Communications
 - Vectorized Monte Carlo: n experiments with one pass
 - » Need to perform hybrid error analysis for larger circuits
 - » Smaller modules evaluated via vector Monte Carlo
 - » Teleportation infrastructure evaluated via fidelity of EPR bits
- Finally - Compute ADCR for particular result

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.61

Quantum CAD flow




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.62

Example Place and Route Heuristic: Collapsed Dataflow

- Gate locations placed in dataflow order
 - Qubits flow left to right
 - Initial dataflow geometry folded and sorted
 - Channels routed to reflect dataflow edges
- Too many gate locations, collapse dataflow
 - Using scheduler feedback, identify latency critical edges
 - Merge critical node pairs
 - Reroute channels
- Dataflow mapping allows pipelining of computation!



4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.63

Outline


- Quantum Computing
- Ion Trap Quantum Computing
- Quantum Computer Aided Design
 - Area-Delay to Correct Result (ADCR) metric
 - Comparison of error correction codes
- Quantum Data Paths
 - QLA, CQLA, Qalypso
 - Ancilla factory and Teleportation Network Design
- Error Correction Optimization ("ReCorrection")
- Shor's Factoring Circuit Layout and Design

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.64

Quantum Logic Array (QLA)



- **Basic Unit:**
 - Two-Qubit cell (logical)
 - Storage, Compute, Correction
- **Connect Units with Teleporters**
 - Probably in mesh topology, but details never entirely clear from original papers
- **First Serious (Large-scale) Organization (2005)**
 - Tzvetan S. Metodi, Darshan Thaker, Andrew W. Cross, Frederic T. Chong, and Isaac L. Chuang


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.65

Running Circuit at "Speed of Data"

- Often, Ancilla qubits are independent of data
 - Preparation may be pulled offline
 - Very clear Area/Delay tradeoff:
- Ancilla qubits should be ready "just in time" to avoid ancilla decoherence from idleness




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.66

How much Ancilla Bandwidth Needed?



- **32-bit Quantum Carry-Lookahead Adder**
 - Ancilla use very uneven (zero and T ancilla)
 - Performance is flat at high end of ancilla generation bandwidth
 - » Can back off 10% in maximum performance and save orders of magnitude in ancilla generation area
- Many bits idle at any one time
 - Need only enough ancilla to maintain state for these bits
 - Many not need to frequently correct idle errors
- **Conclusion: makes sense to compute ancilla requirements and share area devoted to ancilla generation**


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.67

Ancilla Factory Design I

- "In-place" ancilla preparation



- Ancilla factory consists of many of these

- Encoded ancilla prepared in many places, then moved to output port
 - Movement is costly!
-


4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.68

Ancilla Factory Design II

- Pipelined ancilla preparation: break into stages
 - Steady stream of encoded ancillae at *output port*
 - Fully laid out and scheduled to get area and bandwidth estimates





4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.69

The Qalypso Datapath Architecture

- Dense data region
 - Data qubits *only*
 - Local communication
- Shared Ancilla Factories
 - Distributed to data as needed
 - Fully multiplexed to all data
 - Output ports (→): close to data
 - Input ports (←): may be far from data (recycled state irrelevant)
- Regions connected by teleportation networks




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.70

Tiled Quantum Datapaths



Previous: QLA, LQLA

Previous: CQLA, CQLA+

Our Group: Qalypso

- Several Different Datapaths mappable by our CAD flow
 - Variations include hand-tuned Ancilla generators/factories
- Memory: storage for state that doesn't move much
 - Less/different requirements for Ancilla
 - Original CQLA paper used different QEC encoding
- Automatic mapping must:
 - Partition circuit among compute and memory regions
 - Allocate Ancilla resources to match demand (at knee of curve)
 - Configure and insert teleportation network

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.71

Which Datapath is Best?

- Random Circuit Generation
 - $f(\text{Gate Count, Gate Types, Qubit Count, Splitting factor})$
 - Splitting factor (r): measures connectivity of the circuit
 - Example: 0.5 splits Qubits in half, adds random gates between two halves, then recursively splits results
 - Closely related to Rent's parameter

- Qalypso clear winner (for all r)


- 4x lower latency than LQLA
- 2x smaller area than CQLA+

- Why Qalypso does well:

- Shared, matched ancilla generation
- Automatic network sizing (*not one Teleporter for every two Qubits*)
- Automatic Identification of Idle Qubits (memory)

- LQLA and CQLA+ perform close second

- Original datapaths supplemented with better ancilla generators, automatic network sizing, and Idle Qubit identification
- Original QLA and CQLA do very poorly for large circuits




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.72

How to design Teleportation Network




- What is the architecture of the network?
 - Including Topology, Router design, EPR Generators, etc..
- What are the details of EPR distribution?
- What are the practical aspects of routing?
 - When do we set up a channel?
 - What path does the channel take?

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.73

Basic Idea: Chained Teleportation




- Positive Features
 - Regularity (can build classical network topologies)
 - T node linking not on critical path
 - Pre-purification part of link setup
 - » Fidelity amplification of the line
 - Allows continuous stream of EPR correlations to be established for use when necessary

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.74

Pre-Purification




- Experiment: Transmit enough EPR pairs over network to meet required fidelity of channel
 - Measure total global traffic
 - Higher Fidelity local EPR pairs \Rightarrow less global EPR traffic
- Benefit: decreased congestion at T Nodes

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.75

Building a Mesh Interconnect



- Grid of T nodes, linked by G nodes
- Packet-switched network
 - Options: Dimension-Order or Adaptive Routing
 - Precomputed or on-demand start time for setup
- Each EPR qubit has associated classical message

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.76

Outline


- Quantum Computing
- Ion Trap Quantum Computing
- Quantum Computer Aided Design
 - Area-Delay to Correct Result (ADCR) metric
 - Comparison of error correction codes
- Quantum Data Paths
 - QLA, CQLA, Qalypso
 - Ancilla factory and Teleportation Network Design
- **Error Correction Optimization ("Recorrection")**
- Shor's Factoring Circuit Layout and Design

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.77

Reducing QEC Overhead




- Standard idea: correct after every gate, and long communication, and long idle time
 - This is the easiest for people to analyze
- This technique is suboptimal (at least in some domains)
 - Not every bit has same noise level!
- Different idea: identify critical Qubits
 - Try to identify paths that feed into noisiest output bits
 - Place correction along these paths to reduce maximum noise

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.78

Simple Error Propagation Model




- EDist model of error propagation:
 - Inputs start with EDist = 0
 - Each gate propagates max input EDist to outputs
 - Gates add 1 unit of EDist, Correction resets EDist to 1
- Maximum EDist corresponds to Critical Path
 - Back track critical paths that add to Maximum EDist
- Add correction to keep EDist below critical threshold

4/29/15


Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.79

QEC Optimization



- Modified version of *retiming* algorithm: called "recorrection":
 - Find minimal placement of correction operations that meets specified $\text{MAX}(\text{EDist}) \leq \text{EDist}_{\text{MAX}}$
- Probably of success *not* always reduced for $\text{EDist}_{\text{MAX}} > 1$
 - But, operation count and area drastically reduced
- Use Actual Layouts and Fault Analysis
 - Optimization *pre-layout*, evaluated *post-layout*




4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.80

Recorrection in presence of different QEC codes



- 500 Gate Random Circuit ($r=0.5$)
- Not all codes do equally well with Recorrection
 - Both $[[23,1,7]]$ and $[[7,1,3]]$ reasonable candidates
 - $[[25,1,5]]$ doesn't seem to do as well
- Cost of communication and Idle errors is clear here!
- However - real optimization situation would vary EDist to find optimal point

4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.81

Outline


- Quantum Computing
- Ion Trap Quantum Computing
- Quantum Computer Aided Design
 - Area-Delay to Correct Result (ADCR) metric
 - Comparison of error correction codes
- Quantum Data Paths
 - QLA, CQLA, Qalypso
 - Ancilla factory and Teleportation Network Design
- Error Correction Optimization ("Recorrection")
- **Shor's Factoring Circuit Layout and Design**

4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.82

Comparison of 1024-bit adders




- 1024-bit Quantum Adder Architectures
 - Ripple-Carry (QRCA)
 - Carry-Lookahead (QCLA)
- Carry-Lookahead is better in all architectures
- QEC Optimization improves ADCR by order of magnitude in some circuit configurations

4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.83

Area Breakdown for Adders




- **Error Correction is not predominant use of area**
 - Only 20-40% of area devoted to QEC ancilla
 - For Optimized Qalypso QCLA, 70% of operations for QEC ancilla generation, but only about 20% of area
- T-Ancilla generation is major component
 - Often overlooked
- Networking is significant portion of area when allowed to optimize for ADCR (30%)
 - CQLA and QLA variants didn't really allow for much flexibility

4/29/15

Kubiatowicz CS162 @UCB Spring 2015

Lec 24.84

Investigating 1024-bit Shor's




- Full Layout of all Elements
 - Use of 1024-bit Quantum Adders
 - Optimized error correction
 - Ancilla optimization and Custom Network Layout
- Statistics:
 - Unoptimized version: 1.35×10^{15} operations
 - Optimized Version 1000X smaller
 - QFT is only 1% of total execution time

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.85

1024-bit Shor's Continued



- Circuits too big to compute P_{success}
 - Working on this problem
- Fastest Circuit: 6×10^8 seconds \sim 19 years
 - Speedup by classically computing recursive squares?
- Smallest Circuit: 7659 mm²
 - Compare to previous *estimate* of $0.9 \text{ m}^2 = 9 \times 10^5 \text{ mm}^2$

4/29/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 24.86