! This class has been made inactive. No posts will be allowed until an instructor reactivates the class.



good comment 1
Reply to this followup discussion
<ul> <li>Resolved Unresolved @2125_f2 (=)</li> <li>Anonymous Gear 5 months ago SP18-Final-Q1C</li> <li>For 1b, part ii, does 128 only include one 0? I was thinking about 127 because we double counted negative zero and positive zero.</li> <li>helpful! 0</li> </ul>
<ul> <li>Adelson Chua 5 months ago</li> <li>I think it does include the doubled 0 representation. It's only really asking for 'valid' representations.</li> <li>good comment</li> </ul>
Reply to this followup discussion
<ul> <li>Resolved Unresolved @2125_f3 (=)</li> <li>Anonymous Poet 5 months ago SP-18-4b</li> <li>Why is jal printf considered a pseudoinstruction? jal isn't listed as a pseudoinstruction on the 61C reference card, it is it because of printf? helpful!</li> </ul>
Anonymous Poet 5 months ago *SP-18-Final-Q4b helpful! 0
Adelson Chua 5 months ago I think it was considered as pseudoinstruction because it does not include the register where the return address will be saved. The 'full' instruction should be: jal ra printf good comment 1
Reply to this followup discussion
<ul> <li>Resolved Unresolved @2125_f4 (c)</li> <li>Anonymous Poet 5 months ago SP-18-Final-Q10g</li> <li>Sorry if this is obvious, but why is S=16 here? Can we generalize that if we run a program on n different machines, the speed up factor is n?</li> </ul>
(g) WSC and Amdahl's Law: The above program now runs in the cloud with many machines. obfuscation_vec_unroll is 90% of all execution (AFTER applying SWAR, unrolling, and OpenMP), and obfuscation_vec_unroll can be parallelized across machines.



≞

Anonymous Comp 5 months ago How to calculate the 7.5x speedup?

<ul> <li>Peyrin Kao 5 months ago Non-optimized code: The loop has 6 instructions that works on 1 character. That's 6 instruction per character.</li> <li>Optimized code: The loop has 10 instructions that works on 8 characters. That's 1.25 instruction per character.</li> <li>6/1.25 = 4.8, so I think my answer here is 4.8x. Not sure how you'd get 7.5 here. good comment 0</li> <li>Anonymous Mouse 5 months ago i think that's what answer gives? 7.5X helpfull 0</li> <li>Peyrin Kao 5 months ago Yeah, I'm not sure how they got that number. If I were to solve this, I'd answer 4.8x. I got the same answer trying it out last semester, so maybe it's safe to assume it's a bug in the solutions good comment 1</li> <li>Reply to this followup discussion</li> <li>Anonymous Poet 5 months ago SP18-Final-Q3b</li> <li>How did we get the immediate here? I'm confused because the code did not have line numbers on them</li> <li>(b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.</li> </ul>	Image: Peyr         Non-optiper char         Optimize         per char         6/1.25 =         good co         Image: Peyr         Anonym         i think th         helpful!         Image: Peyr         Yeah, I'n         same ar         good co         Reply to this fol         Resolved       O Unret         Anonymous Pool	n Kao 5 months ago mized code: The loo acter. ed code: The loop ha acter. 4.8, so I think my an mment 0 hous Mouse 5 month at's what answer giv 0 n Kao 5 months ago n not sure how they swer trying it out las mment 1 owup discussion	op has 6 instructions that as 10 instructions that nswer here is 4.8x. No hs ago ves? 7.5X	hat works on 1 chara works on 8 characte ot sure how you'd get yere to solve this, I'd e it's safe to assume	acter. That's 6 instructions ers. That's 1.25 instruction t 7.5 here. answer 4.8x. I got the
Optimized code: The loop has 10 instructions that works on 8 characters. That's 1.25 instruction per character.         6/1.25 = 4.8, so I think my answer here is 4.8x. Not sure how you'd get 7.5 here. good comment         0         Image: Anonymous Mouse 5 months ago i think that's what answer gives? 7.5X helpfull         0         Image: Peyrin Kao 5 months ago Yeah, I'm not sure how they got that number. If I were to solve this, I'd answer 4.8x. I got the same answer trying it out last semester, so maybe it's safe to assume it's a bug in the solutions good comment         1         Reply to this followup discussion         Resolved       O Unresolved         @2125_f6         Pille-Final-Q3b         How did we get the immediate here? I'm confused because the code did not have line numbers on them         (b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.	Optimize per char 6/1.25 = good co i think th helpful! i think the same ar good co i this foll i think the same ar i do i this foll i think the helpful! i this foll i this foll i think the helpful! i this foll i this foll	ed code: The loop ha acter. 4.8, so I think my au mment 0 hous Mouse 5 month at's what answer giv 0 n Kao 5 months ago n not sure how they swer trying it out las mment 1 owup discussion	as 10 instructions that nswer here is 4.8x. No hs ago /es? 7.5X got that number. If I w st semester, so maybe	works on 8 characte of sure how you'd get yere to solve this, I'd e it's safe to assume	ers. That's 1.25 instruction t 7.5 here. answer 4.8x. I got the it's a bug in the solutions
<ul> <li>6/1.25 = 4.8, so I think my answer here is 4.8x. Not sure how you'd get 7.5 here. good comment 0</li> <li>Anonymous Mouse 5 months ago i think that's what answer gives? 7.5X helpfull 0</li> <li>Peyrin Kao 5 months ago Yeah, I'm not sure how they got that number. If I were to solve this, I'd answer 4.8x. I got the same answer trying it out last semester, so maybe it's safe to assume it's a bug in the solutions good comment 1</li> <li>Reply to this followup discussion</li> <li>Pesolved Oliresolved @2125_f6 (c)</li> <li>Anonymous Poet 5 months ago SP18-Final-Q3b</li> <li>How did we get the immediate here? I'm confused because the code did not have line numbers on them (h) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.</li> </ul>	6/1.25 = good co Anonyn i think th helpful! Peyri Yeah, I'n same ar good co Reply to this foll Resolved O Unre	4.8, so I think my an mment 0 hous Mouse 5 month at's what answer giv 0 n Kao 5 months ago n not sure how they swer trying it out lass mment 1 owup discussion	nswer here is 4.8x. No hs ago ves? 7.5X got that number. If I w st semester, so maybe	ot sure how you'd get vere to solve this, I'd e it's safe to assume	t 7.5 here. answer 4.8x. I got the
<ul> <li>Anonymous Mouse 5 months ago         <ul> <li>i think that's what answer gives? 7.5X</li> <li>helpfull</li> <li>Peyrin Kao 5 months ago</li> <li>Yeah, I'm not sure how they got that number. If I were to solve this, I'd answer 4.8x. I got the same answer trying it out last semester, so maybe it's safe to assume it's a bug in the solutions good comment</li> <li>Reply to this followup discussion</li> </ul> </li> <li>Resolved O Unresolved @2125_f6 (c)</li> <li>Anonymous Poet 5 months ago         SP18-Final-Q3b         How did we get the immediate here? I'm confused because the code did not have line numbers on them                  (b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.</li> </ul>	Anonyn         i think th         i think th         helpful!         Peyri         Yeah, I'n         yeah, I'n         same ar         good co         Reply to this fol         Resolved       Unret         Anonymous Por	<b>hous Mouse</b> 5 month         at's what answer give         0 <b>n Kao</b> 5 months ago         n not sure how they         swer trying it out lass         mment       1         owup discussion	hs ago ves? 7.5X got that number. If I w st semester, so maybe	vere to solve this, I'd e it's safe to assume	answer 4.8x. I got the
<ul> <li>Peyrin Kao 5 months ago</li> <li>Yeah, I'm not sure how they got that number. If I were to solve this, I'd answer 4.8x. I got the same answer trying it out last semester, so maybe it's safe to assume it's a bug in the solutions good comment 1</li> <li>Reply to this followup discussion</li> <li>Resolved O Unresolved @2125_f6 (c)</li> <li>Anonymous Poet 5 months ago</li> <li>SP18-Final-Q3b</li> <li>How did we get the immediate here? I'm confused because the code did not have line numbers on them</li> <li>(b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.</li> </ul>	Reply to this foll Resolved O Unre Anonymous Por	n Kao 5 months ago n not sure how they swer trying it out las mment 1 owup discussion	got that number. If I w st semester, so maybe	vere to solve this, I'd e it's safe to assume	answer 4.8x. I got the
Reply to this followup discussion Resolved O Unresolved @2125_f6 (=) Anonymous Poet 5 months ago SP18-Final-Q3b How did we get the immediate here? I'm confused because the code did not have line numbers on them (b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.	Reply to this fol Resolved O Unre Anonymous Po	owup discussion			
<ul> <li>Resolved O Unresolved @2125_f6 (=)</li> <li>Anonymous Poet 5 months ago SP18-Final-Q3b</li> <li>How did we get the immediate here? I'm confused because the code did not have line numbers on them</li> <li>(b) Convert the RISCV instruction bge t1, x0, Cont into machine code in binary.</li> </ul>	Resolved O Unre				
	SP18-Final-Q3b How did we get t (b) Convert	esolved @2125_f et 5 months ago he immediate here? the RISCV instru	f6 🕞	e the code did not ha Cont into machine	ave line numbers on then

**Peyrin Kao** 5 months ago

Branches use relative offsets. The cont label is two instructions = 8 bytes ahead of the bge instruction (using the assumption that the neg pseudoinstruction expands to one instruction). good comment 1

Reply to this followup discussion

Resolved O Unresolved @2125\_f7 🗇

Anonymous Helix 5 months ago

٥.

#### Problem 6 [M2-2] Read and Write

#### (15 points)

Recall in class we learned that we can optimize our CPU pipeline by having register writes then reads within the same cycle. Let's call this implementation **write-read**.

Consider a new implementation where register reads happen before register writes within the same cycle. Let's call this implementation **read-write**.

Now consider the following RISC-V code and answer the following questions about a 5-stage RISC-V pipeline. Assume no forwarding and no branch prediction.

You are given that there needs to be at least one stall after line 4 for both implementations.

	loop				
1	slli	t0	a1	2	
2	or	t2	a1	tl	
3	add	t0	t0	a0	
4	lw	t1	4 (	E0)	
5	beq	t1	<b>x</b> 0	loop	
6	addi	t2	t2	5	
7	SW	t2	8 (	E0)	
8	add	a0	t2	<b>x</b> 0	

(a) Consider the code above and the **write-read** implementation. Which lines should be followed by a stall to guarantee correctness? (You are given that there needs to be at least one stall after line 4). For example, if an instruction on line A causes an instruction on line B to stall, bubble A.

• 1	• 5	
<b>O</b> 2	<b>O</b> 6	
• 3	O 7	
• 4	O 8	

Solution: line 1, 3, 4 (given), 5

(b) Still considering the **write-read** implementation, how many stalls are needed before the instruction on line 5 executes (do not include any stalls that occur after this Why isn't 6 selected for this?

We are writing  $t^2 = t^2 + 5$ , so won't we need to wait for that lines writeback before we start the next line's decode phase?

Thanks!

helpful! 1



Adelson Chua 5 months ago Yeah, this might have been a typo. I need to verify.

I agree with your observation.

good comment 0



Anonymous Comp 5 months ago Why do we need to stall after 1?

helpful! 0



Adelson Chua 5 months ago

There is data dependency from the 3rd instruction.

F	D	Х	Μ	W		
	F	D	х	Μ	W	
		F	D	Х	Μ	W

For instruction 3 to get the updated data at t0, the WB stage of the 1st instruction needs to align with the D stage of the 3rd instruction.

It is not aligned.

### good comment 0



Anonymous Calc 5 months ago Any update on why 6 isn't selected? helpful! 0

**Anonymous Calc** 5 months ago

Is the reason we stall after 5 because it says no branch prediction? Basically everything stalls until the ALU step of the branch instruction finishes in the pipeline? helpful! 0

Adelson Chua 5 months ago

Stall at 5 because of control hazard (yes, no branch prediction).

Accept that 6 should be included. The data dependency is pretty obvious. good comment 1

Reply to this followup discussion

O Resolve	d O Unresolved	@2125_f8 🖨
🙇 Anor	<b>1ymous Helix</b> 5 mor	iths ago
(b)	<ul> <li>[1 pt] In SVMs, the st of the Lagrange mult</li> <li>● True ○ False</li> </ul>	um of the Lagrange multipliers corresponding to the positive examples is equal to the sum ipliers corresponding to the negative examples.
Are ti Than helpt	he Lagrange multipli ks! ful! 0	ers here the slack variables?
-	Anonymous He Sorry wrong Piaz	lix 5 months ago zza
	helpful! 0	
Re	ply to this followup dis	cussion
O Resolve	ed <b>O</b> Unresolved	@2125_f9 🖨
Anor FA 1	<b>nymous Beaker</b> 5 m 7, Q4 part 2:	ionths ago
how	do we ascertain wha	t address A function is like quickmaths in the risc v code below?
	6. MAGIC:	# prologue
	7.	la s0, Risc-tery
	8.	la s1, Boom

0.	Id SI, DOOM
9.	addi s2, x0, 0x61C
10. Get:	jal read_input # provide either 0 or 1 (USER_IN_1)
11.	beq a0, x0, Default
12. Risc-tery:	jal read_input # provide any integer (USER_IN_2)
13.	beq a0, x0, QuickMaths # Q2
14.	addi t0, x0, 9
15.	slli t0, t0, 2
16.	add s0, s0, t0
17.	lw t1, 0(s0)
18.	slli a0, a0, 20 # shift user input by 20
19.	add t1, t1, a0
20.	sw t1, 0(s0)
21. QuickMaths:	addi a1, s1, 0
22.	addi a0, x0, 4
23.	ecall
24.	j Done
25. Default:	addi a0, x0, 1
26.	add a1, s2, x0
27.	ecall
28. Done:	# epilogue
29.	jalr ra

 Consider the function MAGIC. The prologue and epilogue for this function are missing. Which registers should be saved/restored on the stack? Select all that apply.

s0, s1, s2, ra

	<ol> <li>Assume the assembler has been run. What machine code is the line commented Q2 (beg a0, x0, QuickMaths) converted to? Please write your answer in the table provided on your answer sheet.</li> </ol>
helpful!	0
bi of g	Adelson Chua 5 months agoranch instructions does not need to know the absolute address. You just calculate the amount offfset needed from the branch instruction to the target label.good comment0
A so h	nonymous Beaker 5 months ago o if the branch was at line 13 and the label is at line 21 is our offset just 8? helpful!
g	Peyrin Kao 5 months agoIffsets are measured in bytes, so an offset of 8 instructions corresponds to 32 bytes.jood comment1
Reply to	this followup discussion
Resolved     Anonymo     [fa18-final-     also the so	<ul> <li>Unresolved @2125_f10 (c)</li> <li>us Comp 5 months ago</li> <li>-q3] I'm really confused about this question. I don't understand what it's trying to achieve and olution</li> </ul>
.data b e	) ### Starts at 0x100, strings are packed tight (not word-aligned) Wenign: .asciiz "\dev/null" Wil: .asciiz "/bin/sh"
.text	<pre>### Storts at 0x0 )The alternate exam swepped 12,10 for 11,12, but otherwise it was the same addi t0 x0 0x100  ### Load the address of the string "\dev/null" addi t2 x0 '/' ### Load the correct character. The ASCII of '/' is 47<sub>10</sub>. jal ra, change_reg sb t2 0(t0)  ### Fix the backsLash "\dev/null" → "/dev/null" addi a0 x0 0x100 jal ra, os</pre>
The su function register function arbitrat that the optime	ubroutine change_reg allows a user to arbitrarily set the value of any registers they choose when the on is executed (similar to the debugger on Venus). os (char *a0) runs the command at a0. Select as few ers as necessary, set to particular values to MAKE THE RISC-V CODE MODIFY ITSELF so the os on runs "/bin/sh" to hack into the CalCentral database. Please note: even though change_reg can arily change any register it STILL follows the RISC-V calling convention. You CANNOT assume he registers are initialized to zero on the launch of the program. Also, the assembler is NOT nized. Hint: Think about where the change needs to happen, then what it should be.
Reg a a	Value to set it to (in HEX without leading zeros) 0 8x 1 8x

32 Øx

🗌 s1	0x
52	Øx
冒 t0	0x12
🗌 t1	Øx
📕 t2	ØXAØ
	Not Possible
	Not Possible

We have to change "addi a0 x0 0x100" to "addi a0 x0 0x10A" since the next string starts right after the first, which has 9 characters and a trailing 0, so that's bytes 0-9, meaning byte 10, or 0x10A is the location of the string you need to pass to os in a0.

0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 or old

We need to store it in byte 18 (4 words = 16 bytes to skip over and 2 bytes within the word to skip), and write A0 into the 18th = 0x12 byte to clobber the lower nibble of the immediate with A and keep rs1 to be 0, to make "addi a0 x0 0x100" become "addi a0 x0 0x10A"

[what]t2 = 0xA0, [where]t0 = 0x12

The alternate exam swapped t2,t0 for t1,t2, but otherwise it was the same.

#### helpful! 0



Adelson Chua 5 months ago

Oh wow. This problem is very complicated.

The goal is to make the provided code overwrite itself such that instead of doing:

... addi a0 x0 0x100 jal ra, os

We do instead:

... addi a0 x0 0x10A jal ra, os

This modification will force a0 to point to the string "/bin/sh", which is what the problem wants you to do.

The string "/bin/sh" is located in the following declaration:

```
.data ### Starts at 0x100, strings are packed tight (not word-aligned)
benign: .asciiz "\dev/null"
evil: .asciiz "/bin/sh"
```

run code snippet Visit Manage Class to disable runnable code snippets

Initially, the code just sets a0 to be 0x100, which is the starting address of string "\dev/null", but now we want to point to "/bin/sh" for the 'hack'.

The provided explanation says that the starting address of "/bin/sh" is 10 bytes away from the starting address of "\dev/null".

You can count the number of bytes, including the null terminator, of the string "\dev/null" to see that it is indeed 10 bytes long.

Thus, the next goal is to do the modifications by changing the **sb t2 0(t0)** (which is executed after the call to change\_reg) so that it modifies the **addi a0 x0 0x100** instruction and change it to **addi a0 x0 0x10A**.

The next step would be to know what t2 and t0 should be (since those are the registers used in the sb instruction) to do the necessary modifications.

We should set t0 as the address of the addi a0 x0 0x100 instruction that we want to modify. We should set t2 as the modification that we need to apply.

The explanation then proceeds to write out the instruction encoding for the addi instruction.

We primarily want to change the immediate field. We want to change the last 4 bits (last byte) of the immediate to be 0xA.

Looking at the encoding, we can do this by modifying BYTE2. The upper 4 bits of BYTE2 will be set to 0xA, and the lower 4 bits will be set to 0x0 (since rs1 for the addi instruction is x0). Now, we need to find the location for BYTE2.

Looking at the .text section of the code:

```
.text ### Starts at 0x0
addi t0 x0 0x100 ### Load the address of the string "\dev/null"
addi t2 x0 '/' ### Load the correct character. The ASCII of '/' is 47 10 .
jal ra, change_reg
sb t2 0(t0) ### Fix the backslash "\dev/null" → "/dev/null"
addi a0 x0 0x100
```

run code snippet Visit Manage Class to disable runnable code snippets

The addi instruction that we want to modify is the 5th instruction. There are 4 instructions before that. Every instruction is 4 bytes. The very first instruction is at address 0x0 (as indicated in the comment).

4 instructions \* 4 bytes = 16 bytes.

Then we add 2 more bytes so that we modify BYTE2 of the 5th instruction (the addi instruction that we are targetting).

16 + 2 = 18 = 0x12 in hex (this is shown in the explanation).

Thus, we have the following conclusion. To modify the **addi a0 x0 0x100** to be **addi a0 x0 0x10A** instead, we need to set it up such that the sb t2 0(t0) instruction will be writing 0xA0 to the address 0x12.

Thus,  $t^2 = 0xA0$  and  $t^0 = 0x12$ .

good comment 1 Reply to this followup discussion Resolved O Unresolved @2125 f11 🖨 Anonymous Beaker 5 months ago Su 18 Question 6 Final: Why do we completely ignore C with this policy? void outer\_product (double \*A, double \*B, double \*C) { for (int i = 0; i < N; i++) { for (int j` = 0; j < N; j++) {</pre> C [j + i \* N] = A[ i ] \* B[ j ]; 3 3 } 3. What is the hit rate for executing this code if it uses LRU replacement and is a write back cache with no write allocate on a miss? Fill in all blanks for credit. HR for accesses to A: 63/64 HR for accesses to B: 63/64 HR for accesses to C: 0 OVERALL HR: 63/64 12 SID: Explanation: There are many ways to do this question. The easiest barely looks at the access patterns. Since C is a different address from A and B, no part of C will ever enter the cache. The total size of the cache is 256 B, A contains 128 B and B contains 128 B so A and B both fill the cache. Each element of A and each element of B is accessed 16 times, so each Vector is accessed 256 times with only 4 compulsory misses. As a result, A = 252/256 = 63/64 B = 252/256 = 63/64 C = 0

helpful! 0		
	n Chua 5 months ago	
The write r	olicv is "no write allocat	re", meaning once we miss on a write, we don't pull the data
into the ca	che Therefore we will r	miss again on the next successive writes
good com	nent   1	
Reply to this follow	up discussion	
Resolved O Unres	olved @2125_f12 G	
Anonymous Beak	er 5 months ago	
SU 18 Final Q6:	Ū.	
Lam little confused	on how the hit rate and	evictions work for B in this loop Right now Lunderstand that
will need to load a	on now the nit rate and	ions because our block size fits 4 doubles at a time, as in the
will need to load a		
inner loop we hit 12	/16, everytime. But B is	only missing twice after the first inner loop is what confuses
me.		
A machine with	a 19 bit address space has	s a single 256 B cache. The cache is 4-way set associative with 8
total entries.		
1. Determine th	e number of bits in Tag. Ir	ndex, and Offset fields for an address on this machine.
T. Determine ti	c number of bits in rug, in	
Tag: 13	Index: 1	Offset: 5
The following pi	ece of code is executed on	the aforementioned machine. This code computes an outer produ
of a N x 1 vecto	A and a 1 x N vector B, p	placing the result in a N x N matrix C. Use this code to answer the
follow questions	about the hit rate the code	e was produced.
For all questions	assume the following:	
<ul> <li>sizeof (d</li> </ul>	ouble) == 8	
• A = 0x10	000	
• B = 0x20	000	
• C = 0x30	000	
The cach	e begins cold before each	i question.
Code is	executed from left to right.	
11-C1 11-1-C		
#detine N 16		
void outer pr	oduct (double *A dou	ble *R double *C) {
for (in	$f_i = 0 \cdot i < N \cdot i + 1$	
101 (11	for (int $i^{-} = 0$ .	1 1 < N: 1++) {
		+ i * N] = A[i] * B[i]:
	3	
	1	
F		
2		
}		
}		
}		SID:
} }		SID:
} } i = 0, j = 8 H M M		SID:

ннн

HHH

i = 0, j = 12

When i = 1 only two notable changes occur. A will still be loaded in, because this will not be a miss again until i is divisible by 4 and B[4] and B[12] will still be in the cache.

This means that from i = 1 to i = 3

A will not miss, B will miss only twice per iteration (6 times total) and C will maintain its current hit rate. When i = 4 then the pattern will repeat, although it switches sets [B[0] and B[3] will remain in the cache starting from i = 5). As a result the overall hit rate for each part is:

```
A has 1 miss, so 63/64
B has 10 misses so 54/64 = 27/32
C misses one in every 4 access, so 3/4
```

helpful! 0



**Adelson Chua** 5 months ago

At this point, we should be drawing what is happening in the cache...

i=0, j=0

0	A[0]	B[0]	C[0]	-
1	-	-	-	-

i=0, j=4

1	R[4]		-	_
0	A[0]	B[0]	C[0]	-

```
i=0, j=8
```

0	A[0]	C[8]	C[0]	B[8]
1	B[4]	C[4]	-	-

i=0, j=12

0	A[0]	C[8]	C[0]	B[8]
1	B[4]	C[4]	B[12]	C[12]

#### i=1, j=0

0	A[0]	C[8]	B[0]	C[0]
1	B[4]	C[4]	B[12]	C[12]

i=1, j=4

0	A[0]	C[8]	B[0]	C[0]



#### F3) Datapathology [this is a 2-page question] (20 points = 4+10+6, 30 minutes)

The datapath below implements the RV32I instruction set. We'd like to implement sign extension for loaded data, but our loaded data can come in different sizes (recall: 1b, 1h, 1w) and different intended signs (1bu vs. 1b and 1hu vs 1h). Each load instruction will retrieve the data from the memory and "right-aligns" the LSB of the byte or the half-word with the LSB of the word to form mem [31:0].



a) To correctly load the data into the registers, we've created two control signals SeIH and SeIW that perform sign extension of mem [31:0] to memx [31:0] (see below). SelH controls the half-word sign extension, while SelW controls sign extension in the two most significant bytes. What are the Boolean logic expressions for the four (0, 1, 2, 3) SelW cases in terms of Inst[14:12] bits to handle these five instructions (1b, 1h, 1w, 1bu and 1hu)? SelH has been done for you. In writing your answers, use the shorthands "I14" for Inst[14], "I13" for Inst[13] and "I12" for Inst[12]. You don't have to reduce the Boolean expressions to simplest form. (Hint: green card!) Answers (and simplified form)



SelW=3	114 + -113 + -112 + 114 + -113 + 112 = 114
SelW=2	-114 • -113 • 112 = -114 • 112
SelW=1	~114 • ~113 • ~112
SelW=0	~114 + 113 + ~112 = 113
SelH=2	114 • ~113 • ~112
SelH=1	~114 • ~113 • ~112
SelH=0	113 + 112

(Single-bit values mem [7] and mem [15] are



**Adelson Chua** 5 months ago

For every load instruction variant, identify the needed values for SelH and SelW. (I know SelH is already given, but I'm doing it for completeness sake).

**Ib (load byte, signed).** The output for this one should be {mem[7], mem[7], mem[7:0]}. Basically sign-extension of the byte in mem[7:0]. **SelH = 1, SelW = 1.** 

**Ibu (load byte, unsigned).** The output for this one should be {0, 0, mem[7:0]}. Basically zeroextension of the byte in mem[7:0]. **SelH = 2, SelW = 3.** 

**Ih (load half, signed).** The output for this one should be {mem[15], mem[15:8], mem[7:0]}. Basically sign-extension of the half-word in mem[15:0]. **SelH = 0, SelW = 2.** 

**Ihu (load half, unsigned).** The output for this one should be {0, mem[15:8], mem[7:0]}. Basically zero-extension of the half-word in mem[15:0]. **SelH = 0, SelW = 3.** 

**Iw (load word).** The output for this one should be {mem[31:16], mem[15:8], mem[7:0]}. Basically the entire word in mem[31:0]. **SelH = 0, SelW = 0.** 

Rearrange so that we are now checking for each SelH and SelW values. For every SelH and SelW values, identify the instructions that need them.

SelH=0, lh lhu lw SelH=1, lb SelH=2, lbu SelW=0, lw SelW=1, lb SelW=2, lh SelW=3, lbu lhu

Now let's focus on SelW, also write the corresponding funct3 for every instruction (check the reference card).

Note that the funct3 is the instruction bits 14, 13, 12. The problem refers to them as I14, I13, I12. Write the boolean expression accordingly.

SelW=0, lw (funct3 = 010). ~I14 \* I13 \* ~I12

SelW=1, lb (funct3 = 000). ~I14 \* ~I13 \* ~I12

SelW=2, lh (funct3 = 001). ~I14 \* ~I13 \* I12

SelW=3, lbu (funct3 = 100), lhu (funct3 = 101). I14 \* ~I13 \* ~I12 + I14 \* ~I13 \* I12

good comment 0

Reply to this followup discussion

🔘 R	lesc
-	Aı [S

	@2125_t14 💬
nonymous Gear 5 month	ns ago
SP 18 Final Q4C]	
	A A CALLER AND

(c) Create the symbol table and relocation table.

Solution:

Label		Addr	ess	
main	0x00			
loop	)		0x14	
check		0x20 0x80		
str				
Instruction	Addre	ss	Dependenc	
la a0, str	0x24		str	
jal printf	0x28		printf	

Could anyone explain why the la and jal instructions are in the relocation table while the ret and j check are not?

helpful! 0



(f) What would be the local MISS rate of the L2 cache for Loop 2? Assume the caches are NOT reset after Loop 1. Also, don't take into account the miss rate for Loop 1 when calculating Loop 2.

### Solution: 4/7.

Our L2 cache is  $16KiB = 2^{14}$  B while our array is  $2^{15}$  B, which means that at the end of Loop 1, starting from the end of the array, we have half of it. The first 1/8th is already in L1, so we don't access L2, but for the next 7/8th we use L2. L2 has 3/8th the cache, so (3/8)/(7/8) = 3/7 HR = 4/7 Miss Rate.

```
helpful! 0
```

#### 1 Adelson Chua 5 months ago

It was stated that since L2 size is half the array size, L2 cache will contain the second half of the array after loop 1. This means 4/8 of the array is in it.

However, 1/8 is already in the L1 cache and we are hitting it, so we don't access L2 during that time.

We only access L2 after the 1st 1/8 of the array was traversed. But since L2 has 4/8 of the array,

	<b>4/8 - 1/8 = 3/8</b> will be hits.
	good comment 0
Rep	ly to this followup discussion
Resolved	Unresolved @2125 f16 🖨
Anon	vmous Comp 5 months ago
[sp18-	final q9c] How to get 2^16? I got 2^5 for exponent, but not sure what the 2^16 means
(c)	What is the largest non-infinite number it can represent? You can leave your answer as an expression.
	Solution: Binary representation is: 0 11110 111111111 = $2^{16} - 2^5 = 65504$
helpfu	0
	Adelson Chua 5 months ago
	Given the binary representation 0 11110 111111111
	Rewriting into the 'scientific notation', we get 1.1111111111 * $2^{(11110 - 15)} => 1.1111111111 * 2^{(30-15)} => 1.1111111111 * 2^{(15)}$ (Note that this is already probably a good enough solution)
	Now, we can rewrite this in a simpler form using only powers of 2.
	1.111111111 is basically 10 - 0.0000000001 in binary.
	Appending the exponent, we get:
	10 * 2^15 - 0.000000001 * 2^15
	Shifting the radix point so that we are just left with the form 1 * 2 <sup>x</sup> :
	10 * 2^15 => 1 * 2^16 (we moved the radix point to the left once, adding 1 exponent)
	0.000000001 * 2^15 => 2^5 (we moved the radix point to the right 10 times, subtracting 10 exponent)
	Thus, we get the final answer:
	2^16 - 2^5
	good comment 0
Rep	ly to this followup discussion
Resolver	Intesolved @2125 417
Anon	vmous Gear 5 months ago
[sp18-	final-q6]
For pa	art b, why is it 3 stall? I am thinking about we do not need stalling after 1 since we have write-read.
We ne	eed 2 stalls after line 3 since we need to do WB for instruction 3 and ID for instruction 4 in the same
stage.	same for after line 4, we need 2 stalls. But the answer is 3 which I'm not sure how we get 3.

helpful! 0

Anonymous Comp 5 months ago 1 stall after instruction #2 to align write and read in instruction 1 (ID for #3 align with WB for #1). 2

stalls after instruction 3 for the same reason. ID for #4 needs to align with WB for #3 helpful!



Anonymous Comp 5 months ago

Oh nevermind I misunderstood the question helpful! 0

Anonymous Gear 5 months ago So we don't need to account for between instruction #4 and #5? helpful! 0

Adelson Chua 5 months ago

Got it. I think the solution *does not* consider the needed stall due to #4 and #5.

For a write-read implementation, we get 3 total stalls. One for #1-#3 dependency, two for #3-#4 dependency.

slli <b>t0</b> a1 2	F	D	х	Μ	w					
or t2 a1 t1		F	D	х	Μ	W				
add <b>t0 t0</b> a0			F	D	D	х	Μ	W		
lw t1 4( <b>t0</b> )				F	F	D	D	D	Х	Μ

For read-write implementation, we need 1 more stall for each of the pairs since the D stage should come 1 cycle after the WB, giving us 5 total stalls.

good comment 1



Anonymous Mouse 5 months ago Why we don't count the stall for IF? for #4? helpful! 0

**Adelson Chua** 5 months ago

That stall was a consequence of the ID stall from #3, it happened at the same time. It is not an 'additional' stall.

good comment 0

Reply to this followup discussion



Anonymous Comp 5 months ago

[fa17-final-q1.2] I'm not sure how to come up with this second return statement if I'm doing this question in exam. Can someone explain the thought process of coming up with this solution?

2. Please fill in power\_of\_16 to calculate whether the given integer is a power of 16.

Be sure to only use bitwise operators, == and != and up to 1 subtraction. You may introduce constants but not any new variables.

Return 0 if it is not a power of 16, or 1 if it is. (Note: 0 is not a power of 16).

```
// sizeof(int) == 4
            int power of 16(int m) {
                  # check sign bit & # of 1-bit in binary representation
                  if (0 != ((m >> 31) \& 1) || (m \& (m-1)) != 0) {
                        return 0;
                 } else {
                        return m != 0 & (m & OxEEEEEEEE) == 0;
                  ł
            )
     helpful! 0
            Adelson Chua 5 months ago
            In binary, a power of 16 will be will always follow the pattern:
            16^{0} = 0x0000001
            16^{1} = 0x00000010
            16^2 = 0x00000100
            ...
            Are you seeing the pattern now?
            ANDing with strings of 0xE... checks for the presence of that '1'.
            good comment 0
      Reply to this followup discussion
Resolved O Unresolved
                            @2125 f19 👄
   Anonymous Comp 5 months ago
    [fa17-final-q4.5b] Can somebody explain how to get part b? thanks!
         5. Assume we can both read and write to any valid memory address. Please specify the
             input values to read_input such that calling MAGIC prints out "The ting goes skkkraaa."
                a) USER IN 1:
                   A.0 B.1
                               C. Not Possible
                b) USER IN 2:
                   A. Any integer B. Any nonzero integer C. 0 D. Exact value 21
                   strlen(string at Boom) + 1 (null terminator) = 21
```

#### helpful! 0

🚺 Peyr	in Kao 5 months ago	
12. R	isc-tery: jal read_input	
13.	beq a0, x0, QuickMaths	# branch not taken in Q4.5
14.	addi t0, x0, 9	# t0 = 9
15.	slli t0, t0, 2	# t0 = 36
16.	add s0, s0, t0	<pre># s0 = address of line 21 of code (address</pre>
of RI	SC-tery + 9 instructions)	
17.	lw t1, 0(s0)	<pre># load the instruction at line 21 into t1</pre>
18.	slli a0, a0, 20	# shift user input by 20
19.	add t1, t1, a0	<pre># add user input a0 (shifted by 20) to the</pre>
instr	uction (in t1)	
20.	sw t1, 0(s0)	<pre># store the modified instruction back in me</pre>
mory		
21. Q	uickMaths: addi a1, s1, 0	
22.	addi a0, x0, 4	
23.	ecall	
24.	j Done	

#### run code snippet Visit Manage Class to disable runnable code snippets 🔊

The instruction at line 21 is an addi instruction, so the immediate is stored at bits 31-20. This code will change that immediate to the number the user inputted and store the changed instruction back into memory.

At line 21, the instruction we want is addi a1, s1, 21 because that's the address of string we want to print (the address of Skraa is 21 bytes after the address of Boom, which is in s1). good comment 0

Reply to this followup discussion



Anonymous Comp 5 months ago [fa17-final-q9] why is this not 2^-6?

## **Q9: Floating Point**

Some of the 61C TAs get tired of having to convert floating-point values into 32 bits. As a result they propose the following smaller floating-point representation. It consists of a total of 12 bits as shown below:

Sign (1)	Exponent (4)	significand (7 bits)		
0	1 4	5 11		
<ul> <li>The largest exp remains reserved as in traditional floating point</li> </ul>				

The smallest exp follows the same denormalized formula as traditional floating point



How is the answer 5? Isn't the max hold time = time of shortest combinatorial delay + clock-to-q time?



Why does there have to be an extra delay "\*" after the W in the beq and xor lines? Why can't we insert the E right after the W finishes?

helpful! 0

#### **Peyrin Kao** 5 months ago

The decode stage of the beq instruction can't happen until after the write-back stage of the andi instruction happens, so at time c7, the D stage of the beq instruction is being run. The same idea applies for the lw and xor instructions.

good comment 0

(b) Refer to the cons		the second s
that objuscate.	stant INC in the code above. What sl _vec works correctly? Write your and	hould the value of INC be such swer in hexadecimal.
al Exam	Page 21 of 30	CS61C - SP Is
Solution: 0x0	01010101	
How do we get to the solution	tion?	
In ASCII, adding 1	months ago 1 to an alphanumeric character gets you th	e next character. For example. 'a
Peyrin Kao 5 r In ASCII, adding 1 + 1 = 'b'.	months ago 1 to an alphanumeric character gets you th	e next character. For example, 'a
Peyrin Kao 5 m In ASCII, adding 1 + 1 = 'b'.	months ago 1 to an alphanumeric character gets you th	e next character. For example, 'a
Peyrin Kao 5 m In ASCII, adding 1 + 1 = 'b'. We have four cha	months ago 1 to an alphanumeric character gets you th aracters packed into a 4-byte integer, and a	e next character. For example, 'a dding 0x01010101 adds 1 to eacl
Peyrin Kao 5 r In ASCII, adding 1 + 1 = 'b'. We have four cha character.	months ago 1 to an alphanumeric character gets you th tracters packed into a 4-byte integer, and a	e next character. For example, 'a
Peyrin Kao 5 r In ASCII, adding 1 + 1 = 'b'. We have four cha character. good comment	months ago 1 to an alphanumeric character gets you th aracters packed into a 4-byte integer, and a 0	e next character. For example, 'a
Image: Peyrin Kao 5 m         Image: Peyrin Kao 5 m <th< th=""><th>months ago 1 to an alphanumeric character gets you th tracters packed into a 4-byte integer, and a 0</th><th>e next character. For example, 'a</th></th<>	months ago 1 to an alphanumeric character gets you th tracters packed into a 4-byte integer, and a 0	e next character. For example, 'a
Image: Neight line       Image: Neight line         Image: Neight	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125 f24 (=)	e next character. For example, 'a
Image: Neighbor Market Structure         Image	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 (=) onths ago	e next character. For example, 'a
Resolved O Unresolved Anonymous Mouse 5 mo SP 2018, FINAL P3	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 (=) onths ago	e next character. For example, 'a
Reply to this followup disc Resolved O Unresolved Anonymous Mouse 5 mo SP 2018, FINAL P3 Why we need to save a0, a	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 onths ago a1 in to memory?	e next character. For example, 'a
Reply to this followup disc Reply to this fo	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 (=) onths ago a1 in to memory? alue in s1 for debugging purp	e next character. For example, 'a dding 0x01010101 adds 1 to eacl
Reply to this followup disc Reply to this fo	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 () at in to memory? alue in s1 for debugging purp 12(sp)	e next character. For example, 'a dding 0x01010101 adds 1 to eacl
Reply to this followup disc Reply to this fo	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 onths ago a1 in to memory? alue in s1 for debugging purp 12(sp) 16(sp)	e next character. For example, 'a dding 0x01010101 adds 1 to eacl
Reply to this followup disc Reply to this fo	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 (=) onths ago a1 in to memory? alue in s1 for debugging purp 12(sp) 16(sp) , x0, 1	e next character. For example, 'a dding 0x01010101 adds 1 to eacl
Reply to this followup disc Reply to this fo	months ago 1 to an alphanumeric character gets you the aracters packed into a 4-byte integer, and a 0 cussion @2125_f24 (=) onths ago a1 in to memory? alue in s1 for debugging purp 12(sp) 16(sp) , x0, 1 s1 ecall takes in 20(-1 for pro-	oose.

	0	
	Peyrin Kao 5 months ago To follow calling convention, we have to say them back after the ecall. good comment 0	ve a0 and a1 on the stack before the ecall and load
8	Anonymous Mouse 5 months ago I thought we can only do it with save registent helpful!	ers the ones start with s?
	<b>Peyrin Kao</b> 5 months ago Function calls (including ecall) are allowed the a registers and t registers. good comment 1	to change any non-preserved registers, which are al
Reply	to this followup discussion	
esolved	O Unresolved @2125 f25 🖨	
Anonym	nous Mouse 5 months ago	
SP 18 F	INAL P5	
(d) Ho clo	w long does it take to compute the outp ck period is 11ps.	put for a given set of inputs? Assume the
0	22ps	O 42ps
0	27ps	O 47ps
0	27ps 28ps	<ul><li>O 47ps</li><li>O 50ps</li></ul>
0 0 0	27ps 28ps 31ps	<ul> <li>O 47ps</li> <li>O 50ps</li> <li>other: 30ps or 41 ps</li> </ul>

11ps, the clock ticks and the signal propagates to register 2. At 22ps, the clock ticks. At 25ps (+3ps for clk-to-q time), the signal appears at the output of register 2. At 30ps (+5ps for adder time), the signal appears at the output.

In the pipelined circuit: At 0ps, the inputs change and the signals propagate to the first set of registers (4, 5, 6). At 11ps, the clock ticks and the signals propagate to the next set of registers (1). At 22ps, the clock ticks and the signals propagate to the next set of registers (2, 3). At 33ps, the clock ticks. At 36ps (+3ps for clk-to-q time), the signals appear at the output of the last set of

registers (2, 3). At 41ps (+5 for adder time), the signal appears at the output. good comment 1

	Anonymous Mouse 5 months ago Why at 0ps, the input changes immediately for re- we count for one clock cycle for that as well? So the clk-to-q time for the last stage register instea time for register 4,5,6(pipeline) helpful!	egister1(non-pipeline), 4,5,6(pipeline), shouldn't they get updated at t = 11? Also, we only add d of counting all registers? For example, clk-to-q
	Adelson Chua 5 months ago At <b>0ps</b> there is a rising edge of the clock which of Due to this input change, delays propagate throu propagation stop at the input of the register (sind propagate the data)	hanged the inputs. Igh the combinational logic. However, the delay e it has to wait for the rising edge of the clock to
	At <b>11ps</b> is the second rising edge of the clock (it is 11ps), so registers (4,5,6) update at this point. Due to this update, delays propagate again but s At <b>22ps</b> is the third rising edge of the clock, regis Delays propagate again stopping at the input ne At <b>33ps</b> is the fourth rising edge of the clock, reg Delays propagate again until now they can reach them). Total delay = clk-to-q + adder delay = 8ps	was stated in the problem that the clock period top at the input of the next stage of registers (1) ster 1 update. At stage registers (2,3). hister 2 and 3 updates. In the output (there are no more registers stopping
	In total, you waited for 33ps + 8ps = <b>41ps</b> for the provided at time=0ps. good comment 1	output to finally change due to the input
Reply	to this followup discussion	
esolved Anony sp18-fir (a) W	O Unresolved @2125_f26 (5) mous Atom 5 months ago nal-5a and 5b What is the maximum possible hold time	that still ensures the correctness of the
n	on-pipelined circuit in figure 2? (Select o	nly one)
0	D 3ps	O 7ps

0

O 4ps

Solution. 5ne (Inpute A /R modify input to register 1 5ne after rising adge)



operations occur from left to right. Consider a 16-way set-associative cache with two-word blocks, 16 sets and a 128 TiB physical byte-addressed address space.

b) When breaking down a physical address into the Tag, Index, and Offset fields, how many bits long is each field? (i.e. what is the T:I:O for the cache?) Write your answer on the blanks provided on your answer sheet.

```
T: 40 I: 4 O: 3

Total address bits = \log_2(128\text{Ti}) = \log_2(128^*2^{A0}) = 47

# offiset bits = \log_2(2 \text{ words}) = \log_2(8 \text{ bytes}) = 3

# index = \log_2(16 \text{ sets}) = 4

# Tag = 47 - 4 - 3 = 40
```

Now consider the following code segment:

```
void sequence(int* A, int* B) {
    int i;
    //PART C
    for (i = 0; i < 16; i++) {
      B[i] = 2;
      A[i] = 4;
    }
    //PARTS D & E
    for (i = 16; i < 272; i++) {
      B[i] = B[i - 8] + A[i - 8];
      A[i] = B[i - 16] + A[i - 16];
    }
}</pre>
```

helpful! 0

#### Peyrin Kao 5 months ago

Each cache block fits 2 words. The cache is 16-way set associative and there are two arrays that could put a block in a set, so we don't need to worry about conflict misses.

At the start of the second for loop, A[0]-A[15] and B[0]-B[15] are in the cache.

```
First iteration:

B[i-8] = B[8] hit

A[i-8] = A[8] hit

B[i] = B[16] miss

B[i-16] = B[0] hit

A[i-16] = A[0] hit
```

A[i] = A[16] miss

The two misses brought A[16]-A[17] and B[16]-B[17] into the cache.

Second iteration:

B[i-8] = B[9] hit A[i-8] = A[9] hit B[i] = B[17] hit B[i-16] = B[1] hit A[i-16] = A[1] hit

A[i] = A[17] hit		
Everything hit, so nothing	extra was brought into the cache.	
Third iteration: B[i-8] = B[10] hit A[i-8] = A[10] hit B[i] = B[18] miss B[i-16] = B[2] hit A[i-16] = A[2] hit A[i] = A[18] miss From here you should be good comment 1	able to spot the pattern.	
Reply to this followup discussion		
Resolved O Unresolved @212     Anonymous Mouse 5 months age     fall 2018 P10     Can I have some explanation on H	<b>25_f29</b>	
(d) Given a message of len loop unrolling? Expres what is the speed up w <b>non-optimized funct</b> You do not need to sin	ngth n characters, how many instru- ss your answer in terms of n, such hen n is approaching infinity in co- ion obfuscate? Count pseudo-inst- aplify your expressions.	ructions are needed after as <b>3n</b> + 4. In addition, mparison to the <b>original</b> tructions as 1 instruction.
# of Instructions: (7 +	(n/8) * 10 + 1 + (n%8) * 6 + 1)	Speedup: 7.5X
helpful! 0		
Peyrin Kao 5 months a @2125_f5 good comment	ago	
Reply to this followup discussion		
Resolved O Unresolved @212     Anonymous Mouse 5 months ago     sp 18 p12	<b>5_f30</b>	
i am so lost in this problem. can s	omeone explain this and how t affects the	performance? thank you!
#define NITER 10*1024*10 #define T ???  // s	24 ee below	
<pre>int MysterySum(int *arr)     int i = 0;     int sum = 0;     for(: i &lt; NITER / 2</pre>	{ ; i++)	

```
int p = (i % T)*4096;
int b = i % 4096;
sum += arr[p + b];
}
/* Timer starts here*/
for(; i < NITIR; i++) {
    int p = (i % T)*4096;
    int b = i % 4096;
    sum += arr[p + b];
}
/* Timer ends here */
return sum;
```

```
}
```

#### (f) Performance of T

Rank the the following values of T based on how fast the second loop only executes (assuming the first loop has already ran). You should state whether pairs of values are < or =. For example, you should write 1 < 2 if T=1 causes the second loop to run strictly slower than T=2. Likewise, you could write 8=2 if 8 is about as fast as 2.

T = 1, 2, 3, 4

**Solution:** 3 = 4 < 1 = 2

helpful! 0

**Peyrin Kao** 5 months ago Answers from a past semester:

I believe what they're getting at here is...

Let's assume arr is a byte array (I don't think it's specified? I'll leave it as an exercise for the reader to see how things change if it's an int array.)

b is cycling over 4096 values. If arr is a byte array, then that means b just cycling through one page worth of bytes.

p changes depending on T. If T is 1, p is always 0. So then b is the only factor, and the memory access is all on a single page. This one page's virtual to physical mapping will get stored in the TLB. If T is 2, p toggles between 0 and 4096. So now we're talking about two pages. Since the TLB has two entries and is fully associative, this also fits in the TLB. So T=1 and T=2 take the same amount of time.

When T=3 or T=4, we now have to keep evicting TLB entries. If we assume LRU (which is specified), then when the third page is accessed, the first one's TLB entry is evicted. When we cycle back to the first one, we need space for it, so we evict the second one. When we move on to the second one, it's now gone. Etc. Even with T=3, we are always evicting the next one we need and never get to reuse one. This is basically the worst case already, so T=4 can't be any

worse, so these two are equal. And since we keep needing to actually check the page table to refill the TLB entries, they're definitely worse than T=1 or T=2.

good comment 0

Peyrin Kao 5 months ago

- Firstly, note how huge the cache are compared to how much memory we're accessing. From loop 1, all the contents of arr which we'll need are already in the cache, so no need to worry about main memory or disk. Everything is in the cache and the TLB.
- As you mentioned, 1024 consecutive ints are on each page.
- If T = 1, we're just incrementing the index of arr by 1 each iteration. A small number of times (every 1024 iterations), we'll be tasked with retrieving a new page and putting it in the TLB, but only approximately every 1024 iterations.
- If T = 2, the array access pattern looks something like this: 0, 4096, 1, 4097, 2, 4098, etc. Every single iteration, we're switching pages. However, the TLB contains 2 pages, so we're still good in this case. We still only have to fetch new pages from the page table every 1024 iterations.
- If T = 3, the access pattern becomes something like 0, 4096, 8192, 1, 4097, 8193, etc. This is bad news. When we try to access 8192, we kick 0 out of the TLB and retrieve the page table entry for 8192 from the cache (a more costly operation than just retrieving an entry from the TLB). Then, we go to access 1 but it's gone from the TLB; again we kick out the least recently used, the entry corresponding to 4096 in this case. We keep kicking out the entry we'll want on the next iteration!
- If T = 4, we run into essentially the same situation, in which we keep kicking the least recently used entry out of the TLB and then having to fetch it again from the cached page table. Just like T = 3, we end up retrieving a page table entry from the cache every single iteration.

#### good comment 2

Anonymous Calc 5 months ago

^ thank you for this extremely clear explanation

helpful! 0

Reply to this followup discussion

#### Resolved O Unresolved @2125\_f31 🖨



#### inst.eecs.berkeley.edu

Now consider the following RISC-V code and answer the following questions about a 5-stage RISC-V pipeline. Assume no forwarding and no branch prediction.

You are given that there needs to be at least one stall after line 4 for both implementations.

	loop:	
1	slli t0 al 2	
2	or t2 al t1	
3	add t0 t0 a0	
4	1w t1 4(t0)	
5	beq t1 x0 loop	

		6	addi t2 t2 5	
		7	sw t2 8(t0)	
		8	add a0 t2 x0	
L	(a) Consider the be followed by be at least on an instruction	code above y a stall to ne stall afte n on line B	e and the <b>write-read</b> implement guarantee correctness? (You are er line 4). For example, if an in to stall, bubble A.	tation. Which lines should e given that there needs to struction on line A causes
	• 1		• 5	
	O 2		O 6	
Why do helpfu	o we include 5? Is it becaus I! 1	se of cont	rol hazard	
	Adelson Chua 5 mont Yes. good comment 1	hs ago		
Reply	y to this followup discussion			
Anony SP18-I ARR for }	<pre>mous Calc 5 months ago Final-Q7.d.ii AY[0] = ARRAY[4] (int i = 0; i &lt; ARRAY[i] += ARR</pre>	+ ARR SIZE AY[i -	AY[8]; // This ha - 16; i += 4) { / + 4] + ARRAY[i +	appens before Loop 1 // Loop 1 8] + ARRAY[i + 12];
(iii)	Overall AMAT of Log You may use "T1" a your calculation of th	op 1 2 s the L is value	(an expression of RED oop 1 AMAT and "T2 e);	UCED fractions is alright " as the Loop 2 AMAT in
	Solution: $20/21$ * The first loop has 2 loop has 2 accesses loop does $5 * 2^{11}$ ac The weighted avera $T2 * (2^9)/(5 * 2^{11} + T1 * 20/21 + T2 * 1)$	T1 + 1 5 access per step cesses v ge of Al $2^9) = 7$ /21.	/21 * T2 ses per step and $2^{13}/4$ p and $2^{13}/32$ total steps while the second loop of MAT then becomes: T1 T1 * $(5 * 2^2)/(5 * 2^2 + 1)$	total steps. The second s. This gets that the first loes $2 * 2^8$ or $2^9$ accesses. $1 * (5 * 2^{11})/(5 * 2^{11} + 2^9) +$ $1 + T2 * 1/(5 * 2^2 + 1) =$

Isn't the number of accesses for the first loop supposed to be 5 \* (2^13 - 2^4) / 2^2? We don't run the loop all the way to the end of the array because we would have indexing errors. (also SIZE = 2^13)



Image: states that there are 4 physical pages. The initial state already shows that there are already 4 pages being used (4 valid bits =1).         So when we access 0x2F4, we need a new page for that one.         The problem states that we evict the one with the smallest VPN, so we evict 0x1.         good comment         0         Reply to this followup discussion         Protection         Part of Large of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.         # of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1)       Speedup: 7.5X			VPN	Valid Bit	PPN	
Image: state stat			0x1	0	X (doesn't matter)	-
helpfull       0         Image: Second Se			0x2	1	012	
helpfull       0         Image: A constraint of the system of			2			
<ul> <li>helpfull 0</li> <li>Adelson Chua 5 months ago</li> <li>Problem states that there are 4 physical pages. The initial state already shows that there are already 4 pages being used (4 valid bits =1).</li> <li>So when we access 0x2F4, we need a new page for that one.</li> <li>The problem states that we evict the one with the smallest VPN, so we evict 0x1. good comment 0</li> <li>Reply to this followup discussion</li> <li>Resolved Ourseloved @2125_f34 co</li> <li>Anonymous Calc 5 months ago</li> <li>SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>						-
<ul> <li>helpfull 0</li> <li>Adelson Chua 5 months ago</li> <li>Problem states that there are 4 physical pages. The initial state already shows that there are already 4 pages being used (4 valid bits =1). So when we access 0x2F4, we need a new page for that one. The problem states that we evict the one with the smallest VPN, so we evict 0x1. good comment 0</li> <li>Reply to this followup discussion</li> <li>Resolved Oliver Ol</li></ul>			-			
<ul> <li>Interpfull 0</li> <li>Adelson Chua 5 months ago</li> <li>Problem states that there are 4 physical pages. The initial state already shows that there are already 4 pages being used (4 valid bits =1).</li> <li>So when we access 0x2F4, we need a new page for that one.</li> <li>The problem states that we evict the one with the smallest VPN, so we evict 0x1.</li> <li>good comment 0</li> <li>Reply to this followup discussion</li> <li>Resolved Ourresolved @2125_f34 (c)</li> <li>Anonymous Calc 5 months ago</li> <li>SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>			1			
<ul> <li>Adelson Chua 5 months ago Problem states that there are 4 physical pages. The initial state already shows that there are already 4 pages being used (4 valid bits =1). So when we access 0x2F4, we need a new page for that one. The problem states that we evict the one with the smallest VPN, so we evict 0x1. good comment 0</li> <li>Reply to this followup discussion</li> <li>Resolved O Unresolved @2125_f34 (c)</li> <li>Anonymous Calc 5 months ago SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>	helpfu	I! 0				
<ul> <li>good comment 0</li> <li>Reply to this followup discussion</li> <li>Resolved O Unresolved @2125_f34 (=)</li> <li>Anonymous Calc 5 months ago</li> <li>SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>		Adelson Chu Problem states th already 4 pages b So when we acce The problem state	a 5 months ago nat there are 4 peing used (4 v ess 0x2F4, we es that we evic	physical pages. valid bits =1). need a new pag ct the one with th	The initial state alr le for that one. le smallest VPN, so	ready shows that there are
<ul> <li>Resolved O Unresolved @2125_f34 (a)</li> <li>Anonymous Calc 5 months ago</li> <li>SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>	Repl	y to this followup dis	cussion			
<ul> <li>Anonymous Calc 5 months ago</li> <li>SP18-Final-Q10.d</li> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>	Resolved	O Unresolved	@2125_f34	Ð		
<ul> <li>(d) Given a message of length n characters, how many instructions are needed after loop unrolling? Express your answer in terms of n, such as 3n + 4. In addition, what is the speed up when n is approaching infinity in comparison to the original non-optimized function obfuscate? Count pseudo-instructions as 1 instruction. You do not need to simplify your expressions.</li> <li># of Instructions: (7 + (n/8) * 10 + 1 + (n%8) * 6 + 1) Speedup: 7.5X</li> </ul>	Anony SP18-	/mous Calc 5 mont Final-Q10.d	hs ago			
# of Instructions: $(7 + (n/8) * 10 + 1 + (n\%8) * 6 + 1)$ Speedup: 7.5X	(d) ( 1	Given a message oop unrolling? what is the speec non-optimized	e of length r Express you d up when n function of to simplify:	n characters, r answer in t is approachin bfuscate? C	how many instr erms of n, such ng infinity in cor ount pseudo-inst	ructions are needed after as $3n + 4$ . In addition, mparison to the <b>original</b> cructions as 1 instruction.
I correctly for the number of instructions. As $n \rightarrow \infty$ , the $(n/8)^{*10}$ part dominates. For the non-unrolled		# of Instruction	s: $(7 + (n/8))$	* 10 + 1 + (1)	n(8) * 6 + 1)	Speedup: 7.5X
	Lorre	ctly for the number	of instructions	As n> 00 th	(n/8)*10 part dom	inates. For the non-unrolled

and since we are basically looping over all the bytes in char\* d array, and there are 6 instructions per loop, we have 6n instructions. So then the speed up should be calculated as 6n / (10 \* (n/8)) = 48/10 = 4.8?

helpful! 0





I'm confused why it isn't always correct. In the tail case for loop, we never have data racing issues as each iteration we are accessing a different location in memory. The only thing I was unsure about is whether or not it was faster or slower that serial (I thought if the tail case had a small enough number of iterations, then multi-threading would actually be slower). But I didn't know that the answer would be "sometimes correct". Could someone explain this?

#### helpful! 0

Adelson Chua 5 months ago

Location A is above the tail case loop.

The directive given by the problem is **#pragma omp parallel** (note, it's not for), so each thread that was spawned will do the same loop at the same time. That's what causes the problem. good comment 0



when we get to the next page, which occurs after 4 iterations because each iteration moves 1 KiB. As there are 4 accesses per iteration, we have 15 hits for every 16 accesses (per process). Thus, in total, we have a hit rate of 15/16.

I am kind of confused how they got 15/16 based on this explanation. They said we miss twice (one for each process) on the first iteration. Wouldn't we continue to miss once for each process every four iterations, so two misses for every sixteen accesses? I don't understand why the hit rate isn't 14/16.

#### helpful! 0

**1** Adelson Chua 5 months ago

The loop accessing the array a[] has 4 memory accesses, same as b[]. Solution says there are 4 iterations in total before we miss again.

For array a, there are 4 \* 4 accesses = 16, 1 of which is a miss. Same for array b. So it is 15/16 for both of them.

good comment 1

# 물

Anonymous Poet 5 months ago

ohh i think i see it, so the overall hit rate is the average of the hit rates of both threads, right? i think that's where i was confused.

helpful! 0

It's just written in simp	blest terms, d	lon't	take t	he average.			
good comment  0							
Reply to this followup discuss	ion						
Resolved O Unresolved @	2125_f37 G						
Anonymous Beaker 5 months	s ago						
Fall 2019 Final Q9: Why do w	e not flush th	e dir	ty bits	s of tlb for pa	rt d? Al	lso for part	b, why isn't the page
table size just virtual address	space / page	size	? ie 2	2^45/2^18 = 2	2^27?		
<u>(15 pts = 2 +</u>	3+5+5*1)	_		_			
Your system has a 32 TiB virtual address space average, the probability of a TLB miss is 0.2 an TLB is 5 cycles and the time to transfer a page 4 GiB and it takes 500 cycles to access it. The takes 5 cycles to access and a hit rate of 50%.	with a single level page d the probability of a page to/from disk is 1,000,000 system has an L1 physic On a TLB miss, the MM	e table. ge fault 0 cycles cally ind U check	Each page is 0.002. T . The physical exed and is physical	e is 256 KiB. On the time to access the sical address space is tagged cache which memory next.			
a) How many bits is the Virtual Page Number? 27 bits	Number of reachable v Bits needed to reach a 18	show yo virtual ac II addres	UR WORK Idresses: I sses in a p	log2(32 TiB) = 45 bage: log2(256 KiB) =			
	So the virtual page nur	the virtual page number bits are: 45 - 18 = 27					
<ul> <li>b) What is the total size of the page table (in bits), assuming we have no permission bits or any other metadata in a page table entry, just the translation?</li> <li>14 x 2<sup>27</sup> bits</li> </ul>	We need to figure out the number of bits in the physical page number. It is the same method except we use the physical address space: Number of reachable physical addresses: log2(4 GiB) = 32 So PPN size is 32 - 18 = 14. We do not have any metadata bits so the total number of bits in a PTE is 14. To figure out how many entries we need, we need to look at the total number of virtual page numbers we have = 27. This means we need 2 <sup>27</sup> entries in the page table. This means we need 2 <sup>27</sup> entries in the page table. This means we need a						
<ul> <li>c) What is the average memory access time (in cycles) for a single memory access for the current process? Assume the page table is resident in DRAM.</li> <li>760 cycles</li> </ul>	Translation AMAT = 5 = 5 + %(500 + 2000) = 5 + %(2500) = 5 + \$(2500) = 505 plus Data access AMAT = 5 = 5 + 250 = 255 AMAT (overall) = 505 +	show yo + %(500 5 + 50% + 255 =	(500) 760	1M))			
<ul> <li>d) Which of the following, if any, must be dom Do not select any option that is unnecessar</li> </ul>	e when we switch to a d	lifferent	process?				
1) Update page table address n	egister	Yes	No				
2) Evict pages for the previous i	process from RAM	0	•				
3) Clear TLB dirty bits	Second Second Second	0	•				
d) Clear cache uplid hite		0	•				
4) Ciedi Cacile Valiu bits							

i Adelson Chua 5 months ago @2126\_f6

Also for part b, why isn't the page table size just virtual address space / page size? Why are you trying to compute for the number of pages? The question is asking for the total page table size which is 2^VPN \* PTE

good comment 1

Reply to this followup discussion

O Resolved O Unresolved @2125\_f38 🖨

Anonymous Mouse 5 months ago

summer 2018 q6

I am actually not sure how the block is brought into the cache. Don't get the part why j=8, B, C back to set0.

That's my drawing:



#### OVERALL HR: 1/3 \* 63/64 + 1/3 \* 27/32 + 1/3 \* 3/4 = 21 / 64 + 9 / 32 + 1/4 = 55/64

Explanation: We start by attempting to find a pattern when i = 0. Accesses occur left to right so first A is read, then B, and then C. On first iteration all 3 elements will miss and all 3 blocks will be loaded into the cache because the cache is 4 way set associative. Since each block is 32 Bytes in size and each access is 8 Bytes (1 double), the all access will hit giving this result:

i = 0, j = 0MMM ннн ннн ннн

where the first access is always A, the second B and the third C. Then when j = 4, B and C will move to a new block but A is still in the cache, so it will hit. Otherwise the pattern is the same

i = 0, j = 4 HMM ннн ннн ннн

Then when j = 8, B and C once again enter set 0. B will fit but then that set will be full. Since A keeps being accessed, B's old value will be evicted. So the pattern will remain for j = 8. However when j = 12 B's old value will not be evicted.

helpful! 0

**Anonymous Mouse** 5 months ago

Block size is 32 bit, which means each time we can bring in 4 doubles. And it's 4 set associativity.

```
helpful! 0
```

Adelson Chua 5 months ago

	@2125_f12
	good comment 0
8	Anonymous Mouse 5 months ago so the drawing represents what is the cache now? And 4 entris per line due to 4 set associativity? helpful! 0
₽	Anonymous Mouse 5 months ago I think I may be misunderstood the block size. Is that for size of one cache line, or the whole block size for a set, like index 0 helpful!
	Adelson Chua 5 months agoBlock size just refers to a single cache line (1 way of the set). It doesn't include the whole set.good comment0
Reply	r to this followup discussion
Anonyr SP18-F (a)	O Unresolved @2125_f39 (=) mous Calc 5 months ago inal-Q13.a You have a computer that, well, stinks. It goes down on average 6 times a day and it takes 1 hour to get working again. What is the current system's availability?
	O 0.5 O 0.7
	O 0.6 • 0.8
	Solution: Availability = MTTF/(MTTF+MTTR) = $4/(4+1) = 4/5 = 0.8$
if it fails MTTF = helpful!	6 times a day, then the mean time between failures should be 4 hours. Which means that the = 3 because MTTR is 1. 3/4 is 0.75. Am I missing something? ! 0
	<ul> <li>Peyrin Kao 5 months ago</li> <li>MTTF includes repair time, so it's 4 hours, not 3. The first statement you have is correct: "if it fails 6 times a day, then the mean time between failures should be 4 hours."</li> <li>See Adel's answer, maybe good comment</li> </ul>
	Anonymous Calc 5 months ago
8	Dependability Measures
	<ul> <li>Reliability: Mean Time To Failure (MTTF)</li> </ul>



0x04			
0x08	0x10		
0x0C		1	
0x10		1	
0x14	0x1C	1	
0x18	0x28	1	
0x1C		1	
0x20		1	
0x24	0x12	1	
0x28	0x09	1	
0x2C	0x5C	1	

kinda confused about the memory table. Does every memory address the address of 2 bits? because the jumps go by 4 but the contents are only 8 bits.

helpful! 0



Anonymous Calc 5 months ago SP18-Final-Q12.h sorry!

helpful! 0



**Anonymous Calc** 5 months ago

Okay so after thinking about it, I think its just the standard 32-bit system, just we assume that 0's are to the left of the MSB. So disregard my previous question.

Virtual Address	Virtual Page Number	Physical F Number	Page Physical Address	TLB Hit, Page Table Hit, Page Fault?
0x10	0x1 = 0b00 01	0x12	0x120	Page Table Hit
0x5C	0x5 = 0b01 01			Page Fault
0x39	0x3 = 0b00 11	0x5C	0x5C9	Page Table Hit
0x1F	0x1 = 0b00 01	0x12	0x12F	TLB Hit
	TLB:		PPN	
	$0x1 \rightarrow 0x2$		0x12 → <u>0x9</u>	
	$0x3 \rightarrow 0x1$		where a set of the	

I don't understand this TLB though. Why is there a mapping on both the VPN and PPN side? helpful! 0

**Adelson Chua** 5 months ago

It's not a mapping, it's showing a transition of the TLB state as you do the memory accesses. The final state of the TLB is the underlined one.

	Reply to this followup discussion
Reso	lved O Unresolved @2125_f41 👄
Ar I t J	EEE 754-2008 introduces half precision, which is a binary floating-point representation hat uses 16 bits: 1 sign bit, 5 exponent bits (with a bias of 15) and 10 significand bits. This format uses the same rules for special numbers that IEEE754 uses. Considering his half-precision floating point format, answer the following questions:
	(a) For 16-bit half-precision floating point, how many different valid representations are there for NaN?
	<b>Solution:</b> $2^{11} - 2$
Fo	r Spring 2018 Final Q. 9a, where did the -2 come from in this answer?
	Adelson Chua 5 months ago To not include the all 0 combination which corresponds to infinity. good comment 0
	Reply to this followup discussion