Your Name (first last)

UC Berkeley CS61C Final Exam Fall 2019

SID

← Name of person on left (or aisle)

TA name


Name of person on right (or aisle) \rightarrow

Fill in the correct circles & squares completely…like this: ● (select ONE), and ■ (select ALL that apply)

When you see <u>SHOW YOUR WORK</u>, that means a correct answer *without work* will receive NO CREDIT, and your work needs to show how you were led to the answer you reached. If you find that there are multiple correct answers to a "select ONE" question, please choose just one of them.

Question	1	2	3	4	5	6	7	8	9	10	Total
Minutes	2	8	20	30	30	12	18	15	15	30	180
Points	5	11	14	30	30	12	18	15	15	30	180

Quest-clobber questions: Q2ad, Q3 Midterm-clobber questions: Q1-6



"Now that you have an overview of the system, we're ready for a little more detail"

CS61C Final Clarifications

- 1. All answers should be fully simplified unless otherwise stated.
- 2. Value of the float, not the bits
- 3. ASCII Value 0xFF == nbsp
- 4. RISCV Qa: 0 < x < 10.

Q1) CALLer/CALLee Convention... (5 pts)

Determine which stage of <u>CALL</u> each of the following actions happen in. Select ONE per row.	C ompiler	<u>A</u> ssembler	<u>L</u> inker	<u>L</u> oader
a) Copying a program from the disk into physical memory	0	0	0	\circ
b) Removing pseudoinstructions	0	0	0	0
c) Determining increment size for pointer arithmetic	0	0	0	0
d) Incorporating statically-linked libraries	0	0	0	0
e) Incorporating dynamically-linked libraries	0	0	0	0

Q2) Open to Interpretation (11 pts = 2 + 3 + 4 + 2)


Let's consider the hexadecimal value 0xFF000003 . How is	this data interpreted, if we treat this number as
a) an array A of unsigned, 8-bit numbers? Please write each number in decimal , assume the machine is big endian , and write A[0] on the left, A[3] on the right.	SHOW YOUR WORK HERE
b) an IEEE-754 single-precision floating point number?	SHOW YOUR WORK
c) a RISC-V instruction? If there's an immediate, write it in decimal.	SHOW YOUR WORK
d) a (uint32_t *) variable c in little-endian format, and we call printf((char *) &c)? If an error or undefined behavior occurs, write "Error". If nothing is printed, write "Blank". Please refer to the ASCII table provided on your reference sheet. For non-printable characters, please write the value in the Char column from the table. For example, for a single backspace character, you would write "BS".	SHOW YOUR WORK

Q3) There's a Dr. Hamming to C you... (14 pts)

We are given an array of **N unique** uint32_t that represent nodes in a directed graph. We say there is an edge between **A** and **B** if **A < B** and the Hamming distance between A and B is **exactly 1**. A Hamming distance of 1 means that the bits differ in 1 (and only 1) place. As an example, if the array were {0b0000, 0b0001, 0b0010, 0b0011, 0b1000, 0b1010}, we would have the edges shown on the right:

}

Α	В
0b0000	0b000 1
0b0000	0b00 1 0
0b0000	0b0 1 00
0b0001	0b00 1 1
0b0010	0b001 1
0b0010	0b 1 010
0b1000	0b10 1 0



Construct an edgelist_t (specified below) that contains all of the edges in this graph. Our solution used every line provided, but if you need more lines, just write them to the right of the line they're supposed to go after and put semicolons between them. All of the necessary #include statements are omitted for brevity; don't worry about checking for malloc, calloc, or realloc returning NULL. Make sure L->edges has no unused space when L is eventually returned.

```
edgelist_t *build_edgelist(uint32_t *nodes, int N) {
   edgelist_t *L = (edgelist_t *) malloc (sizeof(edgelist_t));
   L->len = 0;
```

```
typedef struct {
   uint32_t A;
   uint32_t B;
} edge_t;

typedef struct {
   edge_t *edges;
   int len;
} edgelist_t;
```

Q4) Felix Unger must have written this RISC-V code! (30 pts = 3*10)

myste	ry:
	la t6, loop
loop:	addi x0, x0, 0 ### nop
	lw t5, 0(t6)
	addi t5, t5, 0x80
	sw t5, 0(t6)
	addi a0, a0, -1
	bnez a0, loop
	ret
	e given the code above, and told that you can read and write to any word of memory without error.
The fu	nction mystery lives somewhere in memory, but <i>not</i> at address 0x0 . Your system has no caches.
_	
a)	At a functional level, in seven words or fewer, what does $mystery(x)$ do when $x < 10$?
b)	One by one what are the values of 20 that book area with mystany (12) at every iteration? We've
D)	One by one, what are the values of a0 that bnez sees with mystery(13) at every iteration? We've
	done the first few for you. List no more than 13; if it sees fewer than 13, write N/A for the rest.
	12, 11,,,,,,,,,,,,,
	12, 11,,,,,,,,,,,,,
c)	How many times is the bnez instruction seen when mystery(33)
	is called before it reaches ret (if it ever does)? If it's infinity, write ∞.
d)	Briefly (two sentences max) explain your answer for part (c) above.
u,	Zhony (two conteneds max) explain your anewer for part (e) above.

Q5) Watch the clock and don't delay! (30 pts = 2*5 + 10 + 10)

Consider the following circuit:

Reg1 Reg2

Clk-br


You are given the following information:

- Clk has a frequency of 50 MHz
- AND gates have a propagation delay of 2 ns
- NOT gates have a propagation delay of 4 ns
- OR gates have a propagation delay of 10 ns
- X changes 10ns after the rising edge of Clk
- Reg1 and Reg2 have a clock-to-Q delay of 2 ns

SHOW YOUR WORK BELOW

a) What is the longest possible setup time such that there are no setup time violations?	ns	
b) What is the longest possible hold time such that there are no hold time violations?	ns	

c) Represent the circuit above using an equivalent FSM, where X is the input and Q is the output, with the state labels encoding Reg1Reg2 (e.g., "01" means Reg1=0 and Reg2=1). We did one transition already.



d) Draw the **FULLY SIMPLIFIED** (*fewest* primitive gates) circuit for the equation below into the diagram on the lower right. You may use the following primitive gates: AND, NAND, OR, NOR, XOR, XNOR, and NOT.

$$out = \overline{(C + AB\overline{C} + \overline{B}\overline{C}D)} + \overline{(C + \overline{B} + D)}$$

SHOW YOUR WORK IN THIS BOX



Q6) RISCV Exam-isim Debug - Single Cycle (12 pts = 2 x 6)

a) Since the output is incorrect, what errors alone wo	ould cause the erroneous behavior? (select all that apply
☐ The RegWEn is set to false.	☐ PCSel is set to PC + 4.
☐ The Immediate Generator is not sign extending.	☐ The writeback MUX is selecting PC + 4.
☐ Read Reg1 and Read Reg2 are flipped.	☐ MemRW is set to write.
☐ The writeback MUX is selecting DMEM.	☐ BSel is selecting rs2 and not imm.
You fix that issue. You then test beq x0 a0 label	L but something is still not working. This instruction is at
address 0xbfffff00 and label is at address 0xb	fffff40. The register a0 holds 0 and all other registers
hold 1. Assume that we get the correct instruction ma	achine code for beq x0 a0 label when we probe it.
You put a probe before the PC register and see this	incorrect output: 0xbfffff20.
Note: All other instruction types are working.	•
b) What errors alone would cause the erroneous bel	navior? (select all that apply)
☐ WBSel is incorrect.	☐ The ImmGen is not correctly padding w/ extra 0.
☐ ImmSel is Incorrect.	☐ The inputs to the ASel MUX are flipped.
☐ PCSel is set to PC + 4.	☐ The inputs to the BSel MUX are flipped.
☐ There is an error in the Read Data1/rs1 wire.	□ Read Reg1 and Read Reg2 are flipped.

Q7) RISCV Exam-isim Debug – Pipelined (18 pts = 3 + 6 + 3 + 6)

After solving your datapath bug, you decide to introduce the traditional five-stage pipeline into your processor. You find that your unit tests with single commands work for all instructions, and write some test patterns with multiple instructions. After running the test suite, the following cases fail. You should assume registers are initialized to 0, the error condition is calculated in the fetch stage, and no forwarding is currently implemented.

Case 1: Assume the address of an array with all different values is stored in s0.

addi t0 x0 1 slli t1 t0 2 add t1 s0 t1 lw t2 0(t1)

Each time you run this test, there is the same incorrect output for t2. All the commands work individually on the single-stage pipeline.

Pro tip: you shouldn't even need to understand what the code does to answer this.

a) What caused the failure?	b) How could you fix it? (select all that apply)
(select ONE)	☐ Insert a nop 3 times if you detect this specific error condition
○ Control Hazard	☐ Forward execute to write back if you detect this specific error condition
○ Structural Hazard	☐ Forward execute to memory if you detect this specific error condition
O Data Hazard	☐ Forward execute to execute if you detect this specific error condition
O None of the above	☐ Flush the pipeline if you detect this specific error condition

Case 2: After fixing that hazard, the following case fails:

addi s0 x0 4
slli t1 s0 2
bge s0 x0 greater
xori t1 t1 -1
addi t1 t1 1
greater:
mul t0 t1 s0

When this test case is run, t0 contains 0xFFFFFFC0, which is not what it should have been.

Pro tip: you shouldn't even need to understand what the code does to answer this.

c) What caused the failure?	d) How could you fix it? (select all that apply)
(select ONE)	☐ Insert a nop 3 times if you detect this specific error condition
○ Control Hazard	☐ Forward execute to write back if you detect this specific error condition
○ Structural Hazard	☐ Forward execute to memory if you detect this specific error condition
○ Data Hazard	☐ Forward execute to execute if you detect this specific error condition
O None of the above	☐ Flush the pipeline if you detect this specific error condition

Q8) This is for all the money! (15 pts = 3 + 7 + 5)

Assume we have a single-level, 1 KiB direct-mapped L1 cache with 16-byte blocks. We have 4 GiB of memory. An integer is 4 bytes. The array is block-aligned.

 a) Calculate the number of tag, index, and offset bits in the L1 cache.

#define LEN 2048
int ARRAY[LEN];
<pre>int main() {</pre>
for (int i = 0; i < LEN - 256; i+=256) {
ARRAY[i] = ARRAY[i] + ARRAY[i+1] + ARRAY[i+256];
ARRAY[i] += 10;
}
}
,

T:	I:	0:
	i	

b) What is the hit rate for the code above? Assume C processes expressions left-to-right.

c) You decide to add an L2 cache to your system! You shrink your L1 cache, so it now takes 3 cycles to access L1. Since you have a larger L2 cache, it takes 50 cycles to access L2. The L1 cache has a hit rate of 25% while the L2 cache has a hit rate of 90%. It takes 500 cycles to access physical memory. What is the average memory access time in cycles?

 	- ,	

SHOW YOUR WORK

SHOW YOUR WORK

SHOW YOUR WORK

Q9) We've got VM! Where? (15 pts = 2 + 3 + 5 + 5*1)

Your system has a 32 TiB virtual address space with a single level page table. Each page is 256 KiB. On average, the probability of a TLB miss is 0.2 and the probability of a page fault is 0.002. The time to access the TLB is 5 cycles and the time to transfer a page to/from disk is 1,000,000 cycles. The physical address space is 4 GiB and it takes 500 cycles to access it. The system has an L1 physically indexed and tagged cache which takes 5 cycles to access and a hit rate of 50%. On a TLB miss, the MMU checks physical memory next.

a)	How many bits is the Virtual Page Number?	SHOW YOUR WORK
	bits	
b)	What is the total size of the page table (in bits), assuming we have no permission bits or any other metadata in a page table entry, just the translation? bits	SHOW YOUR WORK
c)	What is the average memory access time (in cycles) for a single memory access for the current process? Assume the page table is resident in DRAM.	SHOW YOUR WORK
	cycles	

d) Which of the following, if any, **must be done** when we switch to a different process? Do **not** select any option that is unnecessary.

		Yes	No
1)	Update page table address register	\bigcirc	\circ
2)	Evict pages for the previous process from RAM	\bigcirc	\circ
3)	Clear TLB dirty bits	\bigcirc	\circ
4)	Clear cache valid bits	\bigcirc	\circ
5)	Clear TLB valid bits		

Q10) Parallelisi	n and Potpourr	<u>i</u> (30 pts = 6	+ 4 + 3	+ 3 + 3 + 3	+ 4 -	+ 4)	
y after execution	☐ 7 ☐ 8 ☐ 2 ☐ 3	d if the	{ x +	-	lel	SHOW YOUR WORK	
h) A .loh involves	four Tasks, and t	he % of time	Task	%	<u></u> :	SHOW YOUR WORK	
•	sk is shown in the		f	10% → 2x		SHOW YOUR WORK	
•	that speed up f b		g	4%			
by 8x what's you	total speedup?		h	6%			
			k	80% → 8x			
				!			
☐ The system au ☐ MapReduce w ☐ Hadoop was b	alize: A "map" wor tomatically reassi as specifically des etter than Spark, s	ker that finish gns tasks if a signed for cus since Hadoop	worker for the state of the sta	map task eai dies", providi -end machin	rly are ing au es an	e only given a new map task. Itomatic fault-tolerance. It does not be a custom high-end networks. It does not be a custom high-end networks. It does not be a custom high-end interactivity.	
☐ Have more sta	ograms do not ha ble and secure co e address space	ve to share the mputer system into 4 section	ne addres ms. s specific	cally for station	c, cod	er programs. e, heap, and stack. DRAM but at the speed of disk.	
☐ The power der☐ The Tensor Pr☐ The marketpla	nands of machine ocessing Unit has ce has decided: O	learning are g a similar perf pen ISAs (e.g	growing ormance g., RISC-	10x per year per watt to a V) are better	; Moo a CPU r than	P (select all that apply) re's Law is only 10x in 5 years. J on production applications. proprietary ones (e.g., ARM). or one application, like ASICs.	
f) Which of the following were discussed in James Percy's GPU lecture? (select all that apply) A square is the base shape used when rendering scenes. The GPU achieves its speed because all of the threads run different programs on the same data. A GPU has many more cores than a CPU and operates at a higher frequency. When pixels along polygon edges are different between new generations of GPUs, the team investigates it.							
g) You have an SSD which can transfer data in 32-byte chunks at a rate of 64 MB/second. No transfer can be missed. If we have a 4GHz processor, which takes 200 cycles for a polling operation, what fraction of time does the processor spend polling the SSD drive for data? Leave your answer in the box provided as a percentage.							
				SHOW YOUR W	ORK		
					-		
h) Vou are design	ing a 64 bit ICA fa	r a cimplified	CDII	h 2 hit fiolds		odiato nogistan arcada	
,	gh of the rightmos	st bits to hand	lle 1,500	opcodes, an	nd end	ediate register opcode. ough of the leftmost bits to encode s can you have?	
				SHOW YOUR W		7	
				SHOW TOUR W	<u> </u>		

RV64I BASE INTEC	NTEC	SER INSTRUCTIONS, in alp	(in Veriloo)	NOTE	OPCODES MNEMONIC	OPCODES IN NUMERICAL ORDER BY OPCODE MNEMONIC FMT OPCODE FUNCT3 FI	OPCODE	R BY OPCC FUNCT3)DE FUNCT7 OR IMM HEXADECIMAL 03.70	HEXADECIMAL
INITATION IN TO A POPUL	D	ADD (Mord)	(m : m.c.s) . R[rs2]		r H		0000011	001		03/1
add, addw	א י			7 6	lw		0000011	010		03/2
addı, addıw		Immediate (Word)	K[rd] = K[rs1] + imm	1)	1d	П	0000011	011		03/3
and	R	AND	R[rd] = R[rs1] & R[rs2]		lbu	п,	0000011	100		03/4
andi	Н	AND Immediate	R[rd] = R[rs1] & imm		lhu		0000011	110		03/6
auipc	n	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$		T 70		0010011	000		13/0
bed	SB		if(R[rs1]==R[rs2) $PC=PC+\{imm\ 1h^i0\}$		slli		0010011	001	0000000	13/1/00
pde	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2)		sltiu	· ·	0010011	011		13/3
			PC=PC+{imm,1b'0}		xorı	- -	0010011	101	0000000	13/5/00
pden	$_{\mathrm{SB}}$	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	srai		0010011	101	0100000	13/5/20
	g		PC=PC+{1mm,10'0}		orı		0010011	111		13/7
blt	SB		11(K[rs1] <k[rs2) pc="PC+{1mm,16*0}</th"><th>ć</th><td>auipc</td><td>ņ</td><td>0010111</td><td></td><td></td><td>17</td></k[rs2)>	ć	auipc	ņ	0010111			17
bltu	SB	Unsigned	II(K[rs1] <k[rs2] 0}<="" pc="PC+{Imm,10" th=""><th>(7</th><td>addiw</td><td></td><td>0011011</td><td>000</td><td>000000</td><td>1B/0 1B/1/00</td></k[rs2]>	(7	addiw		0011011	000	000000	1B/0 1B/1/00
bne	SB I		II(N 181 :-N 182) I C-F C+ { IIIIII, 10 0 ?		srliw	- 1	0011011	101	0000000	1B/5/00
ebleak	٠.	4			sraiw	I	0011011	101	0100000	1B/5/20
ecall	- ;	CALL	Transfer control to operating system		qs	S	0100011	000		23/0
jal	5	Jump & Link	$K[rd] = PC+4$; $PC = PC + \{imm, 100\}$	ć	U S W	y v	0100011	000		23/1
jalr	Τ	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+mm$	(s	s	s so	0100011	011		23/3
1b	П	Load Byte	$R[rd] = \frac{R[rd]}{R}$	4)	add	×	0110011	000	0000000	33/0/00
			{56'bM[](7),M[R[rs1]+mm](7:0)}		dus	≃ a	0110011	000	0100000	33/0/20
lbu	П	Load Byte Unsigned	$R[rd] = \{56'b0,M[K[rs1]+mm](7:0)\}$		slt	× ×	0110011	010	0000000	33/2/00
ld	П	Load Doubleword	R[rd] = M[R[rs1] + nmm](63:0)	;	sltu	×	0110011	011	0000000	33/3/00
1h	П	Load Halfword	R[rd] =	4)	xor	2	0110011	100	0000000	33/4/00
;	,		{48'bM[J(15),M[K[rs1]+imm](15:0)}		srı	× ×	0110011	101	0100000	33/5/20
lhu	- 1	Load Halfword Unsigned	$K[rd] = \{48^{\circ}50, M[K[rs1] + mm](15:0)\}$		or	: ≃	0110011	110	0000000	33/6/00
lui	D	Load Upper Immediate	$R[rd] = \{326 \text{ mm} < 31 >, \text{ mm}, 12'60\}$;	and	≃;	0110011	111	0000000	33/7/00
lw	Н	Load Word	$R[rd] = \frac{1}{(22)!} \frac{1}{2} $	4)	lui addw	⊃ ≃	0110111	000	0000000	37/ 3B/0/00
,	,		{32 biv[](31,)w[K[IS1]+mm](31.0)}		mqns	: ≃	0111011	000	0100000	3B/0/20
Iwu	ا ب	Load Word Unsigned	$K[rd] = \{32.50, M[K[rs1] + mm](31.0)\}$		sllw	2 4	0111011	001	0000000	3B/1/00
or	⊻,	OK			Sraw	⊻ ≃	0111011	101	0100000	3B/5/20
ori	_	OR Immediate	K[rd] = K[rs1] 1mm		ped	SB	1100011	000		63/0
as	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		pue	SB	1100011	001		63/1
sd	S	Store Doubleword	M[K[rs1]+mm](63:0) = K[rs2](63:0)		DIT hae	SB	1100011	101		63/5
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	í	bltu	SB	1100011	110		9/89
sll,sllw	~	Shift Left (Word)	$R[rd] = R[rs1] \ll R[rs2]$	(1)	paen	SB	1100011	111		63/7
slli,slliw	Ι	Shift Left Immediate (Word)		(1	jalr	T II	1100111	000		6F
slt	×	Set Less Than			ecall	3 H	1110011	000	000000000000	73/0/000
slti	Ι	Set Less Than Immediate			ebreak	Ι	1110011	000	00000000001	73/0/001
sltiu	Ι	Set < Immediate Unsigned	< imm) ?	2)	Notes: 1)	The Word version	n only operates o	n the rightmos	The Word version only operates on the rightmost 32 bits of a 64-bit registers	sters
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1:0	(5)	(2) (5)	Operation assum The least signific	Operation assumes unsigned integers (instead of 2's compleme: The least significant bit of the branch address in ialr is set to 0	gers (instead o nch address iv	Operation assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in intr is set to 0	
sra, sraw	2	Shift Right Arithmetic (Word)		(5,1	4	(signed) Load ins	structions extend	the sign bit of	(signed) Load instructions extend the sign bit of data to fill the 64-bit register	gister
srai, sraiw	Ι	Shift Right Arith Imm (Word)		1,5)	\$ 60	Replicates the sig	Replicates the sign bit to fill in the leftmost bits of th Multink with one operand signed and one unsigned	e leftmost bits	Replicates the sign bit to fill in the leftmost bits of the result during right shift Multinly with one conserned signed and one unsigned	shift
srl,srlw	۲ ·	Shift Right (Word)		<u> </u>	90	The Single version	operano signos n does a single-p	ana one ansis recision oper	raunpy wan one operana signea and one unsignea The Single version does a single-precision operation using the rightmost 32 bits of a 64-	32 bits of a 64-
srli, srliw	П,	Shift Right Immediate (Word)		<u> </u>	6	bit F register	10 1.12	1:1)	· · · · · · · · · · · · · · · · · · ·
mqns'qns	K (SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	1)	8	Classify writes a denorm,)	10-bit mask to sk	iow which pro	Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm)	$y_{1}, -0, +0, +inf,$
SW	S	Store Word			6	Atomic memory c	peration; nothin	g else can inte	wenom,) Atomic memory operation, nothing else can interpose itself between the read and the	read and the
xor	R	XOR			E	write of the memory location	ory location	11 CO14		
xori	Ι	XOR Immediate	$R[rd] = R[rs1] ^{\wedge} imm$		aut	I he immediate field is sign-extended in RISC-V	s sign-extendea n	n KISC-V		

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
zbedz	Branch = zero	$II(K[rs1]==0) PC=PC+\{imm,16'0\}$	bed
pnez	Branch \neq zero	$if(R[rs1]!=0) PC=PC+\{imm,1b'0\}$	pne
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fueg.s,fneg.d	FP negate	$F[rd] = -\overline{F}[rs1]$	fsgnjn
·	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	qns
dou	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
sedz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set \neq zero	R[rd] = (R[rs1]! = 0) ? 1 : 0	sltu
ARITHMETIC	ARITHMETIC CORE INSTRUCTION SET	FION SET	9

ARITHMETIC CORE INSTRUCTION SET RV64M Multiply Extension

RV64M Multiply Extension	ion			
MNEMONIC	FMI	FMT NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R	R MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)	(1
mulh	R	R MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhu	R	MULtiply High Unsigned	R MULtiply High Unsigned $R[rd] = (R[rs1] * R[rs2])(127:64)$	2)
mulhsu	R	MULtiply upper Half Sign/Uns	R MULtiply upper Half Sign/Uns R[rd] = (R[rs1] * R[rs2])(127:64)	6
div, divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	1
divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	(1
remu, remuw	R	REMainder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])	1,2)

٤	
	Extension
	Atomtic
	RV64A

KV04A Atomtic Extension	пí			
amoadd.w,amoadd.d	ĸ	R ADD	R[rd] = M[R[rs1]],	6
			M[R[rs1]] = M[R[rs1]] + R[rs2]	
amoand.w,amoand.d	R	R AND	R[rd] = M[R[rs1]],	6
			M[R[rs1]] = M[R[rs1]] & R[rs2]	
amomax.w,amomax.d	ĸ	R MAXimum	R[rd] = M[R[rs1]],	6
			if(R[rs2] > M[R[rs1]])M[R[rs1]] = R[rs2]	
amomaxu.w,amomaxu.d	×	R MAXimum Unsigned	R[rd] = M[R[rs1]],	2,9)
			if(R[rs2] > M[R[rs1]])M[R[rs1]] = R[rs2]	
amomin.w,amomin.d	ĸ	R MINimum	R[rd] = M[R[rs1]],	6
			if(R[rs2] < M[R[rs1]])M[R[rs1]] = R[rs2]	
amominu.w,amominu.d	R	R MINimum Unsigned	R[rd] = M[R[rs1]],	2,9)
			if(R[rs2] < M[R[rs1]])M[R[rs1]] = R[rs2]	
amoor.w,amoor.d	R	R OR	R[rd] = M[R[rs1]],	6
			M[R[rs1]] = M[R[rs1]] R[rs2]	
amoswap.w,amoswap.d	R	R SWAP	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]	6
amoxor.w,amoxor.d	R	XOR	R[rd] = M[R[rs1]],	6
			$M[R[rs1]] = M[R[rs1]] ^{\land} R[rs2]$	
lr.w,lr.d	ĸ	R Load Reserved	R[rd] = M[R[rs1]],	
			reservation on M[R[rs1]]	
sc.w,sc.d	R	R Store Conditional	if reserved, $M[R[rs1]] = R[rs2]$,	
			R[rd] = 0; else $R[rd] = 1$	

COR	CORE INSTRUCTION FORMATS	CTIO	E Z	OR	MATS									
	31	27	26	25	24	20	27 26 25 24 20 19 15 14 12	15	14	12	11	7	9	0
2	fu	funct7			rs2	2	rs1		funct3	st3	rd		Opcode	o
Ι		imm	imm[11:0]]			rsl		funct3	st3	rd		Opcode	o
S	imn	imm[11:5]			rs2	2	rs1		funct3	st3	imm[4:0]	:0]	obcode	4)
\mathbf{SB}]mmi	mm[12 10:5]	[2		rs2	2	rs1		funct3	st3	imm[4:1 11	[11]	obcode	0
n				in	imm[31:12]	12]					rd		obcode	0
\mathbf{n}			imi	m[26	imm[20 10:1 11 19:12]	1 19:	[2]				rd		obcode	0

REGISTER NAME, USE, CALLING CONVENTION

<u></u>

REGISTER NA	zero ra sp gp tp	USE The constant value 0 Return address	SAVER
	ero sp gp	The constant value 0 Return address	
	ra sp Jp	Return address	N.A.
	dis dis	Contract and an	Caller
	Jp cp	Stack pointer	Callee
	d:	Global pointer	1
		Thread pointer	1
	t0-t2	Temporaries	Caller
	dJ/0s	Saved register/Frame pointer	Callee
	s1	Saved register	Callee
	a0-a1	Function arguments/Return values	Caller
x12-x17 a2-	a2-a7	Function arguments	Caller
x18-x27 s2-	s2-s11	Saved registers	Callee
x28-x31 t3-	t3-t6	Temporaries	Caller
f0-f7 ft0-	ft0-ft7	FP Temporaries	Caller
-0sj 6J-8J	fs0-fs1	FP Saved registers	Callee
f10-f11 fa0-	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17 fa2-	fa2-fa7	FP Function arguments	Caller
f18-f27 fs2-	fs2-fs11	FP Saved registers	Callee
f28-f31 ft8-	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

LEEE 754 FLOATING-POINT STANDARD

(-1)^S × (1 + Fraction) × 2^(Exponent - Bias)
where Half-Precision Bias = 15, Single-Precision Bias = 127,
Double-Precision Bias = 1023, Quad-Precision Bias = 16383
IEEE Half., Single., Double., and Quad-Precision Formats:


					0	:	
		Fraction	0	Fraction		Fraction	111
Fraction	0	I	23 22		52 51	ient	112
Exponent	4 10 9	Exponent		Exponent	.2	Exponent	26
S	15 14	S	31 30	S	63 62	S	127 126

MEMC SP T

STACK FRAME	Higher	Memory	Addresses		Chapte	Stack	swo –	-	>	Lower	Memory Addresses	
STACE		Argument 9	Argument 8 Addresses		Saved Registers			Local Variables				
			,	H H					d do	5		
	Stack		>	◀	_	Dynamic Data	Static Data	Static Data	E	ıext	Reserved	
MEMORY ALLOCATION	SP - 0000 003f ffff fff0 _{hex}						0000 0000 1000 0000 _{hex}			PC - 0000 0000 0040 0000 _{hex}	Оњех	

SIZE PREFIXES AND SYMBOLS

												Γ
SYMBOL	Ki	Mi	Gi	Ti	Pi	Εï	Zi	Yi	f	а	Z	
PREFIX	Kibi-	Mebi-	Gibi-	Tebi-	Pebi-	Exbi-	Zebi-	Yobi-	femto-	atto-	zepto-	
SIZE	210	2^{20}	2^{30}	2 ⁴⁰	2^{50}	2^{60}	270	2^{80}	10^{-15}	10^{-18}	10^{-21}	10-24
SYMBOL	K	M	G	T	Ь	Е	Z	Y	m	п	u	
PREFIX	Kilo-	Mega-	Giga-	Tera-	Peta-	Exa-	Zetta-	Yotta-	milli-	micro-	nano-	
SIZE	10^{3}	901	601	10^{12}	10^{12}	10^{18}	10^{21}	10^{24}	10^{-3}	10-6	6-01	10-12



1	8	23	
Sign	Exponent	Mantissa/Significand/Fraction	


For normalized floats:

Value = $(-1)^{Sign} * 2^{Exp-Bias} * 1.significand_2$

For denormalized floats:

Value = $(-1)^{Sign} * 2^{Exp-Bias+1} * 0.significand_2$

Exponent	Significand	Meaning		
0	Anything	Denorm		
1-254	Anything	Normal		
255	0	Infinity		
255	Nonzero	NaN		



1 1 Start of heading SOH CTRL-A 33 21 65 2 2 Start of text STX CTRL-B 34 22 " 66 3 3 End of text ETX CTRL-C 35 23 # 67 4 4 End of xmit EOT CTRL-D 36 24 \$ 68 5 5 Enquiry ENQ CTRL-E 37 25 % 69 6 6 Acknowledge ACK CTRL-F 38 26 8 70 7 7 Bell BEL CTRL-G 39 27 ' 71 8 8 Backspace BS CTRL-H 40 28 (72 9 9 Horizontal tab HT CTRL-I 41 29) 73 10 0A Line feed LF CTRL-I 42 2A * 74 11 0B Vertical tab VT CTRL-K 43 2B + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-V 53 35 5 85 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-V 57 39 9 89 26 1A Substitute SUB CTRL-V 57 39 9 89 27 18 Escape ESC CTRL-I 60 3C < 92 29 1D Group separator FS CTRL-I 61 3D = 93 30 1E Record separator FS CTRL-I 63 3F 9 95 Dec Hex Char Dec Hex Char Dec Hex Char 131 83 131 181 0 161 A1	41 A2 B C C C C C C C C C C C C C C C C C C	BCOMFGHLIXLMNOPQRSCUXXXXX	96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125	60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 71 72 73 74 75 77 78 79 78	· abcdef@hijklEnopqrstuv
2 2 Start of text STX CTRL-8 34 22 " 66 8 3 3 End of text ETX CTRL-C 35 23 # 67 4 4 End of xmit EOT CTRL-D 36 24 \$ 68 5 5 Enquiry ENQ CTRL-E 37 25 % 69 6 6 6 Acknowledge ACK CTRL-F 38 26 8 70 7 7 Bell BEL CTRL-G 39 27 ' 71 8 8 8 Backspace BS CTRL-H 40 28 (72 9 9 Horizontal tab HT CTRL-I 41 29) 73 10 0A Line feed LF CTRL-J 42 2A * 74 11 08 Vertical tab VT CTRL-K 43 28 + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out S0 CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-D 48 30 0 80 17 11 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-U 53 35 5 85 25 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-U 53 35 5 85 27 18 Escape ESC CTRL-I 60 3C < 92 2 10 Group separator FS CTRL-J 60 3C < 92 2 10 Group separator FS CTRL-J 60 3C < 92 2 10 Group separator FS CTRL-J 60 3C < 92 2 12 9 10 Group separator FS CTRL-J 61 3D = 93 30 1 15 11 15 Unit separator US CTRL-J 61 3D = 93 30 15 15 15 15 15 15 15 15 15 16 3D = 93 30 15 16 16 AA A A A A A A A A A A A A A A A	42 B 43 C 44 C 45 E 46 F 47 G 48 H 48 C 40 M N N N N S 52 S 53 S 54 T 55 C 55 S 56 C 57 S 58 C 55 S 50 C 50 D]	BCOMFGHLIXLMNOPQRSCUXXXXX	98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 70 71 72 73 74 75 76 77 78 78	bodefohijkiEnopgratuv¥xyv
3 3 End of text ETX CTRL-C 35 23 # 67 4 4 End of xmit EOT CTRL-D 36 24 \$ 68 5 5 Enquiry ENQ CTRL-E 37 25 % 69 6 6 Acknowledge ACK CTRL-F 38 26 & 70 7 7 Bell BEL CTRL-G 39 27 ' 71 8 8 B Backspace BS CTRL-H 40 28 (72 9 9 Horizontal tab HT CTRL-I 41 29) 73 10 0A Line feed LF CTRL-J 42 2A * 74 11 0B Vertical tab VT CTRL-K 43 28 + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-Q 49 31 1 81 18 12 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-V 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-V 57 39 9 89 26 1A Substitute SUB CTRL-Y 57 39 9 89 27 18 Escape ESC CTRL-I 59 3B ; 91 28 1C File separator FS CTRL-I 60 3C < 92 29 1D Group separator FS CTRL-I 61 3D = 93 30 1E Record separator FS CTRL-I 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 130 82 é 162 A2 6 194 C2 ⊤ 131 83 â 163 A3 0 195 C3	43 C C 44 C E 45 E 46 F 47 G 48 H 48 C L 40 M N N N S 50 P 51 C S 52 R 55 C S 56 C S 57 C S 58 C S 59 C S 50 C S 5		99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	63 64 65 66 67 68 69 6A 6B 6C 6D 6E 70 71 72 73 74 75 76 77 78 79 78	cdef@hijklEnopgratu>%xyx
4	44 D 45 E 46 F 47 G 48 H 48 K 42 L 40 M 45 S 53 S 55 C 55 C 55 S 55 C 55 C 55 C 5		100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	64 65 66 67 68 69 6A 6B 6C 6D 6E 70 71 72 73 74 75 76 77 78 79 78	defohijkiEnopgratuvexyv
5	45 E 46 F 47 G 48 H 49 I 4A J 48 K 4C L 4D M 550 P 551 Q 552 R 555 V 556 V 557 V 558 X 559 X 558 [50		101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 78	ef @hijkl Enopgratuv \ x y z
6 6 Acknowledge ACK CTRL-F 38 26 8 70 7 7 8ell 8EL CTRL-G 39 27 7 71 8 8 8 8 Ackspace 8S CTRL-H 40 28 (72 9 9 Horizontal tab HT CTRL-I 41 29) 73 10 0A Line feed LF CTRL-J 42 2A 7 74 11 0B Vertical tab VT CTRL-K 43 28 + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DCI CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-V 55 37 7 87 24 18 Cancel CAN CTRL-V 55 38 3A : 90 26 1A Substitute SUB CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-I 59 3B ; 91 28 1C File separator FS CTRL-I 60 3C 92 91 D Group separator GS CTRL-I 61 3D = 93 30 1E Record separator RS CTRL-I 63 3F ? 95 30 12 84 84 84 199 65 4 199 66 4 199 67 4 19	46 F G G G G G G G G G G G G G G G G G G	F G H L L X X X X X X X X X X X X X X X X X	102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 78	f @hijkl E nopqrstuv \ xyz
7	47 G 48 H 49 I 4A J 4B K 4C L 4D M 4F O 50 P 51 Q 52 R 53 S 54 T 55 U 55 V 56 V 57 W 58 X 59 Y 58 S 59 S 50 S 50 S 50 S 50 S 50 S 50 S 50 S 50	3 H L L M N O P Q R S L D S & X Y N L L L	103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 78	Oh:jk Enopqrstu>∀xyz
8 8 Backspace BS CTRL-H 40 28 (72 9 9 Horizontal tab HT CTRL-I 41 29) 73 10 OA Line feed LF CTRL-J 42 2A * 74 11 OB Vertical tab VT CTRL-K 43 28 + 75 12 OC Form feed FF CTRL-K 43 28 + 75 13 OD Carriage feed CR CTRL-M 45 2D - 77 14 OE Shift out SO CTRL-N 46 2E . 78 15 OF Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DCI CTRL-P 48	48 H 49 I 4A J 4B K 4C L 4D M 4F O 50 P 51 Q 52 R 53 S 54 T 55 U 55 V 56 V 57 W 58 X 59 Y 58 S 59 Y 50 S 50 S 50 S 50 S 50 S 50 S 50 S 50 S	T I K LM NO P O'R SE LO S & K Y N L L	104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B	hijkl Enoparstuv V x y z
9 9 Horizontal tab HT CTRL-I 41 29) 73 10 0A Line feed LF CTRL-J 42 2A * 74 11 0B Vertical tab VT CTRL-K 43 28 + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-V 57 39 9 89 26 1A Substitute SUB CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 1B Escape ESC CTRL-[59 3B ; 91 28 1C File separator FS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char Dec Hex Char 129 81 0 161 A1 i 193 C1 1 130 82 é 162 A2 6 194 C2 T 131 83 å 163 A3 ú 195 C3 1 132 84 a 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 1 134 86 å 166 A6 * 198 C6 1	49 I J 4A J K 4B K 4C L 4D M 4F 00 50 P 51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 58 Z 58 [5C \ 5D]	LIKLM NOP OR SELD SEX YOU	105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B	i jkl Enopgrstuv V x y z
10	4A J 4B K 4C L 4D M 4F 0 50 P 51 Q 52 R 53 S 54 T 55 U 57 W 58 X 59 Y 58 Z 58 [50 \ 50 \ 50 D	I K LM NOP OR SET D S & K Y N L L	106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 78	I E nopqrstuγ∜xγz
11 08 Vertical tab VT CTRL-K 43 28 + 75 12 0C Form feed FF CTRL-L 44 2C , 76 13 0D Carriage feed CR CTRL-M 45 2D - 77 14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 1B Escape ESC CTRL-[59 3B ; 91 28 1C File separator FS CTRL- 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL- 61 3D = 93 30 1E Record separator US CTRL- 61 3D = 93 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 C 160 A0 & 192 C0 L 130 82 6 162 A2 6 194 C2 T 131 83 & 163 A3 ú 195 C3 132 84 & 164 A4 fi 196 C4 — 133 85 & 166 A6 8	4C L 4D M 4E N 50 P 51 Q 52 R 53 S 54 T 55 U 57 W 57 W 58 X 59 Y 58 Z 58 [50]	MNOOPGRAFINA	108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B	I E nopqrstuγ∜xγz
13	4D M 4E N 50 P 51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 58 Z 58 [50]	N N O P O R S T U N N X X X X X X X X X X X X X X X X X	109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B	no parstuve x y z
14 0E Shift out SO CTRL-N 46 2E . 78 15 0F Shift in SI CTRL-O 47 2F / 79 16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 3B ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 60 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 € 160 A0 \$ 192 C0 \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	4E N 4F 0 50 P 51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 58 Z 58 [50 \ 50 \ 50 \ 50 \ 50 \ 50 \ 50 D	NO POR SELUX WAY	110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B	no parstuve x y z
15	4F 0 0 P 50 P 51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 5A Z 58 [5C \ 5D]	000000000000000000000000000000000000000	111 112 113 114 115 116 117 118 119 120 121 122 123 124	6F 70 71 72 73 74 75 76 77 78 79 7A 7B	0 p q r s t u y \(\times \) x y z
16 10 Data line escape DLE CTRL-P 48 30 0 80 17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-V 55 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-[59 38 ; 91 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL- 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 31 30 82 6 162 A2 6 194 C2 ⊤ 131 83 â 163 A3 Ú 195 C3 ├ 132 84 â 164 A4 ñ 196 C4 − 133 85 â 166 A6 8 198 C6 ├ 134 86 â 166 A6 8 198 C6 ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 166 A6 8 198 C6 € ├ 134 86 8 188 86 A6 A6 8 198 C6 € ├ 134 86 8 188 86 A6 A6 8 198 C6 € ├ 134 86 8 188 86 A6 A6 8 198 C6 € ├ 134 86 8 188 86 A6 A6 8 198 C6 € ├ 134 86 8 188 86 A6 A6 8 198 C6 € ├ 134 86 8 188 C6 € ├ 134	50 P 51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 58 Z 58 [50 Q 50 Q 50 Q	O C C C C C C C C C C C C C C C C C C C	112 113 114 115 116 117 118 119 120 121 122 123 124	70 71 72 73 74 75 76 77 78 79 7A 7B	pqrstuv\x y z
17 11 Device control 1 DC1 CTRL-Q 49 31 1 81 18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 60 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 C 160 A0 å 192 C0 L 130 82 å 162 A2 å 194 C2 T 131 83 å 163 A3 û 195 C3 } 132 84 å 164 A4 ñ 196 C4 — 133 85 å 166 A6 å 198 C6 }	51 Q 52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 58 Z 58 [50 \ 50 \ 50]	Q R S T U V W X Y Z	113 114 115 116 117 118 119 120 121 122 123 124	71 72 73 74 75 76 77 78 79 7A 7B	q r s t u v V x y z
18 12 Device control 2 DC2 CTRL-R 50 32 2 82 19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-V 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec	52 R 53 S 54 T 55 U 56 V 57 W 58 X 59 Y 5A Z 58 [5C \ 5D]	8 S S S S S S S S S S S S S S S S S S S	114 115 116 117 118 119 120 121 122 123 124	72 73 74 75 76 77 78 79 7A 7B	r s t u v W x y z
19 13 Device control 3 DC3 CTRL-S 51 33 3 83 20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char Dec Hex Char 128 80 € 162 A2 6 194 C2 ⊤ 131 83 â 163 A3 û 195 C3 ├ 132 84 â 164 A4 ñ 196 C4 — 133 85 à 166 A6 a 198 C6 ├ 134 86 â 166 A6 a 198 C6 ├ 136 C6 ├ 137 C5 ├ 138 C6 ├ 138 C6 ├ 139 C6 ├ 134 C7 C5 ├ 134 C7 C5 ├ 135 C7 C7 C5 ├ 136 C6 ├ 137 C7	53 S 54 T 55 U 56 V 57 W 58 X 59 Y 5A Z 5B [5C \ 5D]	8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	115 116 117 118 119 120 121 122 123 124	73 74 75 76 77 78 79 7A 7B	s t u v w x y z
20 14 Device control 4 DC4 CTRL-T 52 34 4 84 21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 C 160 A0 á 192 C0 L 130 82 é 162 A2 6 194 C2 T 131 83 â 163 A3 Ú 195 C3 F 132 84 â 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 † 134 86 å 166 A6 a 198 C6	54 T 55 U 56 V 57 W 58 X 59 Y 5A Z 5B [5C \ 5D]	W X X X	116 117 118 119 120 121 122 123 124	74 75 76 77 78 79 7A 7B	t u v w x y z
21 15 Neg acknowledge NAK CTRL-U 53 35 5 85 22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec	55 U 56 V 57 W 58 X 59 Y 5A Z 5B [5C \ 5D]	V W K K K K K K K K K K K K K K K K K K	117 118 119 120 121 122 123 124	75 76 77 78 79 7A 7B	u v w x y
22 16 Synchronous idle SYN CTRL-V 54 36 6 86 23 17 End of xmit block ETB CTRL-W 55 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 C 160 A0 å 192 C0 L 129 81 0 161 A1 í 193 C1 L 130 82 é 162 A2 ó 194 C2 T 131 83 å 163 A3 ú 195 C3 F 132 84 å 164 A4 ñ 196 C4 — 133 85 å 165 A5 Ñ 197 C5 ‡ 134 86 å 166 A6 å 198 C6	56 V 57 W 58 X 59 Y 5A Z 5B [5C \ 5D]	V W X Z Z	118 119 120 121 122 123 124	76 77 78 79 7A 7B	v w x y
23 17 End of xmit block ETB CTRL-W S5 37 7 87 24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80	57 W 58 X 59 Y 5A Z 5B [5C \ 5D]	W K Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	119 120 121 122 123 124	77 78 79 7A 7B	w x y z
24 18 Cancel CAN CTRL-X 56 38 8 88 25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 18 Escape ESC CTRL-[59 38 ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80 € 160 A0 á 192 C0 L 129 81 0 161 A1 í 193 C1 L 130 82 é 162 A2 6 194 C2 ⊤ 131 83 â 163 A3 Ú 195 C3 ├ 132 84 â 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 ├ 134 86 å 166 A6 a 198 C6 ├ 134 86 å 166 A6 a 198 C6 ├ 135 C6 ├ 136 C6 ├ 137 C7	58 X 59 Y 5A Z 58 [5C \ 5D]	X Z	120 121 122 123 124	78 79 7A 7B	x y z
25 19 End of medium EM CTRL-Y 57 39 9 89 26 1A Substitute SUB CTRL-Z 58 3A : 90 27 1B Escape ESC CTRL-[59 3B ; 91 28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80	59 Y 5A Z 58 [5C \ 5D]	Z	121 122 123 124	79 7A 7B	y z
26 1A Substitute SUB CTRL-Z 58 3A : 90 27 1B Escape ESC CTRL-{ 59 3B ; 91 28 1C File separator FS CTRL-{ 60 3C <	58 [5C \ 5D]		123 124	7B	z
28 1C File separator FS CTRL-\ 60 3C < 92 29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-\ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80	5C \ 5D]	ì	124		1
29 1D Group separator GS CTRL-] 61 3D = 93 30 1E Record separator RS CTRL-^ 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80	5D]		DOMESTICAL	TRANS.	579
30 1E Record separator RS CTRL- 62 3E > 94 31 1F Unit separator US CTRL- 63 3F ? 95 Dec Hex Char Dec Hex Char Dec Hex Char 128 80			125	7C	1
31	5E ^	A	100 E 100 F	7D	}
Dec Hex Char Dec Hex Char Dec Hex Char 128 80 Ç 160 A0 å 192 C0 L 129 81 0 161 A1 í 193 C1 ⊥ 130 82 é 162 A2 ó 194 C2 ⊤ 131 83 â 163 A3 ú 195 C3 ⊨ 132 84 a 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 ‡ 134 86 à 166 A6 a 198 C6 ‡	andre.	-	126	7E	~
128 80 C 160 A0 á 192 C0 L 129 81 û 161 A1 í 193 C1 ⊥ 130 82 é 162 A2 ó 194 C2 ┬ 131 83 â 163 A3 ú 195 C3 ├ 132 84 a 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 ├ 134 86 å 166 A6 ª 198 C6 ├	5F r Dec	10	127 Hex	7F	DEL
129 81 0 161 A1 6 193 C1 130 82 6 162 A2 6 194 C2 131 83 â 163 A3 0 195 C3 132 84 a 164 A4 6 196 C4 133 85 à 165 A5 N 197 C5 134 86 å 166 A6 ⁴ 198 C6 14	224		EO	0	
131 83 â 163 A3 ú 195 C3 }- 132 84 a 164 A4 ñ 196 C4 133 85 à 165 A5 Ñ 197 C5 +- 134 86 â 166 A6 a 198 C6 }-	225		E1	0	
132 84 a 164 A4 ñ 196 C4 — 133 85 à 165 A5 Ñ 197 C5 + 134 86 à 166 A6 a 198 C6	226	6	E2	Г	
133 85 à 165 A5 N 197 C5 + 134 86 à 166 A6 * 198 C6	227	7	E3	т	1
134 86 å 166 A6 * 198 C6 =	228		E4	Σ	
1 0	229		E5	0	Ė
135 87 c 167 A7 ° 199 C7	230		E6	μ	(
	231	1	E7	1	
136 88 8 168 A8 2 200 C8	232		E8	9	
137 89 8 169 A9 7 201 C9 170 AA 7 202 CA	233	3	E9	6	3
INCOME. INCOME	234		EA	0	
139 8B I 171 AB ½ 203 CB T 172 AC ¼ 204 CC 5	235 236	8	EB	ð	
	237		ED		8
141 8D 1 173 AD 1 205 CD = 142 8E Ā 174 AE < 206 CE ‡ 143 8F Ā 175 AF > 207 CF ± 144 90 E 176 B0 8 208 D0 ±	238		EE	9	
143 8F A 175 AF > 207 CF =	239		EF	ř	1
143 8F A 175 AF > 207 CF ± 144 90 E 176 B0 ∰ 208 D0 ± 145 91 æ 177 B1 ∰ 209 D1 ∓ 146 92 Æ 178 B2 ∰ 210 D2 ∓	240		FO	=	
145 91 as 177 B1 209 D1 =	241		F1	±	
	242		F2	2	
147 93 6 179 B3 211 D3 L	243	3	F3	5	
148 94 6 180 B4 - 212 D4 Ö	244		F4	1	
149 95 ò 181 B5 = 213 D5 F	245		F5	1	
150 96 û 182 B6 - 214 D6 r	246		F6	*	
150 96 0 182 86 4 214 06 r 151 97 0 183 87 n 215 07 4 152 98 9 184 88 n 216 08 #	247		F7	**	
152 98 y 184 B8 a 216 D8 #	248		F8	*	E
153 99 0 185 89 4 217 09	249		F9		
154 9A Û 186 BA Î 218 DA F 155 9B ¢ 187 BB 3 219 DB Î			FA		,
Index 20 10 Index 20 E Edge 20 T	250	2	FB	,	
156 9C £ 188 BC 3 220 DC 157 9D ¥ 189 BD 3 221 DD 1	251		FC FD		6
	251 252	3		-	
158 9E Ps 190 BE ⅓ 222 DE ▮	251		FE		

Use this sheet as scratch paper

Use this sheet as scratch paper

Use this sheet as scratch paper