McMahon, Weaver Spring 2022

CS 61C

Final

Print your name:													
TRINT your name.	(la	ast)			,				(firs	t)		-	
Print your student ID:													
You have 170 minutes.	Γhere are 8 q	uest	ions	s of v	aryin	ıg cre	dit (1	.00 p	oint	s total).			
	Question:	1	2	3	4	5	6	7	8	Total			
	Points:	6	8	30	10	11	11	9	15	100			
For questions with circ	ular bubble	s , yo	ou m	nay se	elect	only	one c	hoic	ee.				
O Unselected o	ption (comp	letel	y ur	nfilled	d)								
Only one sel	ected option	(coı	nple	etely	filled)							
For questions with squ	are checkbo	xes	, yo	u ma	y sele	ect on	e or	mor	e cho	oices.			
☐ You can sele	ct												
multiple squ	ares (comple	tely	fille	ed)									
Anything you write that will not be graded.	it you cross (out v	vill	not b	e gra	ded.	Anyt	hing	g you	write o	utside	the ans	wer boxes
If an answer requires hinstead of <code>0xdeadbeef</code> specified. For all other h	. Please inclu	ıde l	nex	(0x)	or bin	ary ((0 b) p	refi					
Read the following he	onor code a	nd s	sign	you	r nar	ne.							
I understand that I ma of the Berkeley Camp reported to the Cente the exam and a corre	ous Code of S r for Student	tude Cor	ent C iduc	Condu t and	ıct ar may	nd acl furth	know ner re	ledg sult	e tha	t acader t minimi	nic mis	conduc	t will be
Sign your name:													

Q1 True/False (6 points) Q1.1 (1 point) True or False: All RISC-V instructions are 4 bytes long, which is why the immediates for B-type and J-type instructions each have two implicit 0s. O TRUE FALSE Q1.2 (1 point) True or False: Most computers natively use a little-endian data encoding. O TRUE FALSE Q1.3 (1 point) True or False: The last step of the CALL process, the loader, is part of the operating system and is responsible for correctly starting a program. O TRUE FALSE Q1.4 (1 point) True or False: System calls (such as the ecall instruction in RISC-V) are executed by the program itself. O TRUE FALSE Q1.5 (1 point) True or False: Even with a direct memory access (DMA) controller, the CPU is required to initiate a memory transfer. FALSE O True Q1.6 (1 point) True or False: In warehouse scale computing, water can be used as an alternative to air to cool machines and infrastructure. O TRUE O FALSE

O 2	Short Answer	(8 points)
Ϋ́	Sitort 1 lits wer	(o points

Q2.1 (2 points) Translate the following RISC-V instruction into its corresponding 32-bit hexadecimal value.

sb t3, 31(t3)



Q2.2 (2 points) Simplify the following Boolean expression. For full credit, your solution must use at most 3 boolean operators (OR, AND, NOT).

$$!((A+!A)B + (CD)) + CD$$

The DOGGO 61C midterm consists of short-answer and long-answer questions. Grading all submissions for the midterm is done in two steps.

First, the midterm is preprocessed by the **exam TAs**. It would take 1 hour to sequentially preprocess all submissions, but this is infinitely parallelizable.

Then, once preprocessing is done, all TAs (including **exam TAs**) participate in grading. Each question must be graded fully by a single TA (to maintain consistent grading over all submissions). For example, if Justin grades Q1 for a submission, he must grade Q1 for all submissions; no other TA may grade Q1 for any other submission.

Question type	Number of questions	Time to grade one question across all submissions					
Short-answer	40	50 minutes					
Long-answer	10	250 minutes					
Total: 4500 TA-m	Total: 4500 TA-minutes						

Q2.3 (1 point) This class has 10 TAs, 5 of whom are exam TAs.

In the best-case scenario, how many minutes would it take us to grade all submissions? Round your answer to the nearest minute, if needed.

Q2.4 (1 point) Noting that this would take too long, we decide instead to hire all 7 billion people on Earth as TAs to help grade the midterm. As before, we still have only 5 exam TAs.

In the best-case scenario, how many minutes would it now take us to grade all submissions? Round your answer to the nearest minute, if needed.

Q2.5 (2 points) One of the hive machines shuts down unexpectedly. After investigating, the TAs conclude that during the past 100 days, this hive machine encountered 6 failures, and each failure took 12 hours to repair. What is the availability of this hive machine over the last 100 days? Express your answer as a reduced fraction.

Q3 Decisions, Decisions (30 points)

For each of the following pairs of alternatives, write one advantage that each alternative has over the other, or "none" if none exists.

These questions are open-ended and don't necessarily have one correct answer. Credit will be awarded for reasonable responses, even if it doesn't match the staff solution. One sentence per box is sufficient for full credit.

Q3.1 (3 points	
A 32-bit IEEE-754 standard floating point number	
A 32-bit two's complement integer	
Q3.2 (3 points	
С	
Python	

(Question 3 continued...)

Q3.3 (3 points	
A dynamically linked library	
A statically linked library	
Q3.4 (3 points	
A RAID-0 array with 5 2TB disks	
A RAID-5 array with 5 2TB disks	
Q3.5 (3 points)
Polling	
Interrupts	

In each of the following subparts, two implementations for the given behavior are provided. For each pair of implementations, select which implementation is **incorrect** (does not match the given behavior), or if **neither is incorrect** (both match the given behavior). It is guaranteed that at least one of each pair is correct.

- If you select that one implementation is **incorrect**, provide an example where it fails to produce the expected behavior.
- If you select that **neither is incorrect**, write one advantage for each implementation. If an implementation has no advantage over the other, write "none".

As before, these questions don't necessarily have one correct answer. Credit will be awarded for reasonable responses, even if it doesn't match the staff solution. 1-2 sentences per box is sufficient for full credit.


Q3.6 (3 points) Given behavior: A function that returns a string "Hello".

A	В	
<pre>char* returnHello() {</pre>	<pre>char* returnHello() {</pre>	
return "Hello";	// Assume malloc su	icceeds.
}	char* data = malloc	(sizeof(char) * 6);
	// Correctly copies	the string to data,
	// including NULL t	erminator.
	strncpy(data, "Hell	o", 6);
	return data;	
	}	
O A is incorrect	O B is incorrect	Neither is incorrect(i.e. both are correct)
II		

Q3.7 (3 points) Given behavior: A function that takes the absolute value of a number.

A			В	
#de	fine $abs(x) x < 0$?	-x : x	<pre>int abs(i retur }</pre>	nt x) { n x < 0 ? -x : x;
0	A is incorrect	O B is in	correct	Neither is incorred(i.e. both are corred
(0		<u> </u>	.1	` 1
(3 po	ints) Given behavior: A	unction to retu	B	a number.
ļ	are:		square:	
-	mul t0 a0 a0		_	0 a0 a0
				_
	mv a0 t0		mv a0	s0
	mv a0 t0 ret		mv au ret	s0

Q3.9 (3 points) Given behavior: A circuit that takes the logical AND of 4 inputs.



Q3.10 (3 points) Given behavior: A function that sets an array (of the given length) to all 0s.

```
Α
                                       В
#define length (1 << 20)</pre>
                                       #define length (1 << 20)</pre>
// Assume correct imports
                                       // Assume correct imports
void setToZero(int* data) {
                                       void setToZero(int* data) {
                                          // The following whitespace is
  omp_set_num_threads(8);
  #pragma omp parallel
                                          // intentional.
    int i = omp_get_thread_num();
                                          int i = 0;
    for (; i < length; i += 8) {
                                          for (; i < length; i++) {
      data[i] = 0;
                                            data[i] = 0;
                                          }
                                       }
  }
}
```

O A is incorrect
O B is incorrect
(i.e. both are correct)

Final Page 8 of 22 CS 61C – Spring 2022

Q4 Deci-sion

So far in this class, we have discussed IEEE-754 standard binary floating point numbers. IEEE-754 also specifies a separate decimal floating point standard, often used in financial calculations. The exact storage method of this standard is fairly complicated, so for now, we will consider a simplified version of this standard, without regards to the underlying binary value:

A decimal floating point number stores 1 sign bit, an exponent, and a significand:

The exponent is an integer in [-95, +96]. The significand is a 7 digit decimal integer. If the stored exponent is X and the significand is ABCDEFG (where A-G are digits between 0 and 9 inclusive), then the represented value is:

 $(-1)^{\text{sign_bit}} \times A.BCDEFG \times 10^X$

For example, if the sign is positive, the exponent is 8, and the significand is 0005256, the represented value is $0.005256 \times 10^8 = 525600$. This system does **not** have an implicit one or denormalized numbers. For the purposes of this question, we will not consider representations of infinities and NaNs.

Q4.1	(3 points) What problem we sented $1.ABCDEFG \times 10$			
Q4.2	(2 points) Find two distinct (give the exponent and sign:	-	ne number 61 in this de	cimal floating point systen
	Exponent 1:		Significand 1:	
	Exponent 2:		Significand 2:	
Q4.3	(3 points) How many distin	ct representations e	xist for 0 in this systen	n?
Q4.4	(2 points) Which of the foll point standard, but not by th Select all that apply.	•	_	· ·
	□ 0.1	□ 0.8		$2^{32} = 4,294,967,296$
	\Box $\frac{1}{3} = 0.3333333$	1		1090
	□ 0.5	\Box 10 ⁶	Г	l None of these

Q5 Push-Pops (1)	1 points)
We want to implement two new instructions:	
push rs2: Put the word stored in rs2 on the stack, decrementing the stack pointer as neces	ssary.
pop rd: Set rd to the bottom-most word of the stack, and remove that element from the sta	ck.
It is undefined behavior to call push sp or pop sp.	
We first decide to implement push and pop as pseudoinstructions.	
Q5.1 (2 points) Write a two-instruction sequence that implements push rs2. Your instructions can use rs2.	
Q5.2 (2 points) Write a two-instruction sequence that implements pop rd.	
Your instructions can use rd.	

1	(Ouestio	n 5	conting	ied `	١
١	(Ouesido	11 2	COIILIII	ıcu	,

Instead of implementing them as pseudoinstructions, we decide to modify our datapath to make them proper instructions that run in one cycle of a single-cycle datapath.

For this question, we will make modifications to the RISC-V datapath included in the CS 61C Reference Card. In order to implement push and pop, we decide to modify our immediate generator so that setting the ImmSel control signal to 7 always outputs an immediate with value 4.

Q5.3 (3 points) What further changes would we need to make to our datapath in order for us to

implement the push instruction with as few changes as possible? Select all that apply:
☐ Add a new instruction format
☐ Add a second new immediate type for the ImmGen
☐ Add a new output to Regfile for a third register value
☐ Add a second writeback input to Regfile, along with a second RegWEn
☐ Add a new input to AMux, with the relevant selectors
☐ Add a new input to BMux, with the relevant selectors
☐ Add a new ALU input for a third register input
☐ Add a new ALU operation, with a corresponding ALUSel
\square Add a mux before the DMEM address input, including relevant inputs and selectors
☐ Add a new input to WBMux, with the relevant selectors
☐ No further changes are needed to the datapath, beyond adding additional control logic

(Question 5 continued...) Q5.4 (3 points) What further changes would we need to make to our datapath in order for us to implement the **pop** instruction with as few changes as possible? Select all that apply: ☐ Add a new instruction format ☐ Add a second new immediate type for the ImmGen ☐ Add a new output to Regfile for a third register value ☐ Add a second writeback input to Regfile, along with a second RegWEn ☐ Add a new input to AMux, with the relevant selectors ☐ Add a new input to BMux, with the relevant selectors ☐ Add a new ALU input for a third register input ☐ Add a new ALU operation, with a corresponding ALUSe1 Add a mux before the DMEM address input, including relevant inputs and selectors ☐ Add a new input to WBMux, with the relevant selectors ☐ No further changes are needed to the datapath, beyond adding additional control logic Q5.5 (1 point) Assuming the above changes were implemented, what hazards can be caused by push if we use the standard 5-stage pipeline included in the CS 61C Reference Card?

O Data hazard

Control hazard

O Both data and control hazards

Neither data nor control hazard

This page intentionally left (mostly) blank.

Please do not tear off any pages from the exam.

Q6 Fun with Primes (11 points)

The Sieve of Eratosthenes is an algorithm that can be used to determine a list of prime numbers. A full explanation of the algorithm is provided in the Detailed Explanation box below.

The below function implements this Sieve, and is defined as follows:

Input: An integer n. You may assume that n > 0.

Output: An array of n 1-byte integers. The ith element of this list is 0 if i is prime, and 1 otherwise.

```
1
     char* primelist(uint32_t n) {
2
        char* primes = <BLANK 1>;
3
        if (<BLANK 2>) return NULL;
4
        primes[0] = 1;
5
        primes[1] = 1;
        for (int i = 2; i * i < n; i++) {
6
            if (!primes[i]) { // If i is a prime number, ...
7
                for (int j = 2 * i; j < n; j += i) {
8
9
                    primes[j] = 1; // Cross out all multiples of i
10
                }
            }
11
12
        }
13
        return primes;
14 }
```

Detailed Explanation:

For each index of the array, we check to see if this index is a prime number. If it is not a prime number, we move to the next index. If it is a prime number, we know that every number that is a multiple of this number is not prime, so we mark the corresponding indices as not prime. An example of running this algorithm with input n=12 is shown below:

Start	XX	\mathbb{X}	2	3	4	5	6	7	8	9	10	11	0 and 1 are nonprime
i = 2	XX	Ж	2	3	Ж	5	%	7	*	9	36C	11	Cross out all multiples of 2
i = 3	XX	Ж	2	3	Ж	5	X	7	*	Ж	3 6C	11	Cross out all multiples of 3
i = 4	XX	\mathbb{X}	2	3	Ж	5	X	7	*	Ж	≯ €	11	4 isn't prime, continue
i = 5	XX	Ж	2	3	Ж	5	X	7	*	Ж	H	11	Cross out all multiples of 5
i = 6	XX	Ж	2	3	Ж	5	X	7	*	Ж	36C	11	6 isn't prime, continue

When we actually implement it in C code, we use 0 to represent prime and 1 as nonprime, so the array itself looks like this after running the full program:

i	0	1	2	3	4	5	6	7	8	9	10	11
primes[i]	1	1	0	0	1	0	1	0	1	1	1	0

Note that in the above example, no changes occur after the i=3 iteration. In the code above, we only iterate up to the \sqrt{n} th iteration of the loop (because every composite number has at least one factor less than or equal to its square root).

This final array shows that the numbers 2, 3, 5, 7, and 11 are prime.

	<blank 1="">:</blank>											
		<blank 1="">:</blank>										
	<blank 2="">:</blank>											
We r	un this program on a 32-bit s	ystem with a direct-mapped,	4 KiB cache, with 128B blocks.									
26.2	(1 point) What is the T:I:O b	reakdown of this cache?										
	Tag:	Index:	Offset:									
26.3	(3 points) How many misses	of each type occur if we call	primelist(4096)?									
	Compulsory:											
	Capacity:											
	Conflict:											
	(1 point) Disclaimer: We thi come back later.	nk this subpart is especially	challenging, so feel free to skip it									
•		pe occur if we call primelis (n) to denote the number of p	t(16384)? rimes less than or equal to n. (So pi									
	Compulsory:											
	Capacity:											
	Conflict:											

We run this code with pragma omp using 4 threads as follows:

```
1
     char* primelist(uint32_t n) {
 2
        char* primes = <BLANK 1>;
 3
        if (<BLANK 2>) return NULL;
 4
        primes[0] = 1;
 5
        primes[1] = 1;
6
        #pragma omp parallel for
7
        for (int i = 2; i * i < n; i++) {
8
            if (!primes[i]) { // If i is a prime number, ...
                for (int j = 2 * i; j < n; j += i) {
9
                    primes[j] = 1; // Cross out all multiples of i
10
                }
11
12
            }
13
        }
14
        return primes;
15
   }
```

- Q6.5 (2 points) Does this program have data races?
 - O Yes, and it could change the output of the function
 - Yes, but it does not change the output of the function
 - O No

For this question, assume that we are working with a byte-addressed system with 32 GiB of virtual memory, 64 MiB of physical memory, and a 2 KiB page size. Including metadata, each page table entry is set to be 4 bytes long. For Q7.1 through Q7.4, assume we have a single level page table with no TLBs. Q7.1 (1.5 points) How many bits long is our page offset? Q7.2 (1.5 points) How many bits are there in the PPN? Q7.3 (1.5 points) How many bits are there in the VPN? Q7.4 (1.5 points) How many PTEs will we have in our page table? Noticing that this is inefficient, we decide to use a two-level hierarchical page table with no TLBs. Our VPN bits are split evenly among the two levels.

(9 points)

Q7.6 (1.5 points) How many pages worth of memory does a single L2 page table take?

Q7.5 (1.5 points) How many PTEs are in the L1 page table?

_			_	

Q7 A Page on Page Tables

Q8 Kernel Panic (15 points)

In Project 4, one of the main components was writing a parallel matrix multiplication algorithm. One interesting optimization that we didn't cover is the idea of a register-based kernel; in a similar vein to how cache blocking works, we create a small enough block that our working data gets stored within registers instead.

For this question, we will consider the use of a 2×2 kernel; that is, we compute a 2×2 block of the result matrix at a time. Complete the following function:

Signature: void matmul_kernel(double* result, double* mat1, double* mat2_T, int N); Arguments:

- double* result: A section of memory storing at least 2 × 2 doubles worth of data
- double* mat1: A $2 \times N$ matrix stored in row-major order
- double* mat2_T: An $N \times 2$ matrix stored in column-major order (in other words, this matrix has already been transposed from row-major order for you)
- int \mathbb{N} : The value N as above. You may assume that N is a multiple of 4.

Effect: Set result to equal mat1 * mat2_T, stored in row-major order.

You have access to the following 4-double SIMD operations:

- vector* vec_load(double* A): Load 4 doubles at the given memory address A into a vector
- vector* vec_set0(): Load all 0s into a vector
- vector* vec_fma(vector* A, vector* B, vector* C): Performs a element-wise fused multiply-add: result = A + B * C in a single operation
- double vec_sum(vector* A): Adds all elements of the vector together: result = A[0] + A[1] + A[2] + A[3]

Q8.1 (10 points) Fill in the code below.

```
void matmul_kernel(double* result, double* mat1, double* mat2_T, int N) {
  vector* b = _____;
  vector* c = _____;
  vector* d = _____;
  for (int i = 0; ______; ______) {
    vector* m1r0 = vec_load(mat1 + i);
    vector* m1r1 = vec_load(mat1 + _____);
    vector* m2c0 = vec_load(mat2_T + i);
    vector* m2c1 = vec_load(mat2_T + _____);
  }
  result[0] = _____(a);
  result[1] = _____(b);
  result[2] = ______(c);
  result[3] = _____(d);
}
```

Inst	ead of a 2×2 kernel, we realize that we can improve our efficiency by using a 3×3 kernel instead
11100	and of a 2 % 2 hornes, we realize that we can improve our emercing by along a 5 % 5 horner instead
Q8.2	(1 point) For a 3×3 kernel, how many vector registers would we initialize outside the for loop?
Q8.3	(1 point) For a 3×3 kernel, how many vector registers get loaded inside each iteration of the for
	loop?
Q8.4	(3 points) If we run this on a system which has access to 64 vector registers, what is the largest square kernel size we can use while still maintaining speedup? Submit the side length (so if you believe that the 2×2 kernel shown above is the largest kernel size, submit 2).

(Question 8 continued...)

Nothing on this page will be graded.

Is there anything you want us to know?

Got a message/doodle for Cece or Nick?

This page intentionally left (mostly) blank. Please do not tear off any pages from the exam.