CS 61C Summer 2023

Charles, Jero, Rosalie Final

Print your name: _															
r RINT your Hame	(last)				(first)										
Print your student II	D:														
You have 170 minutes	s. There are 9	9 qu	estio	ns of	varyi	ng cr	edit ((100	poin	ts to	tal).				
	Question:	1	2	3	4	5	6	7	8	9	Total				
	Points:	9	20	13	11	12	17	7	10	1	100	I			
For questions with ci	rcular bubb	les,	you	may	select	only	one	cho	ice.						
O Unselected	d option (con	nple	tely ι	ınfille	ed)										
Only one s	selected opti	on (comp	letely	/ fille	d)									
For questions with s q	luare check	box	es, y	ou m	ay se	lect o	ne or	mo	re ch	oice	s.				
☐ You can se	elect														
multiple se	quares														
(completel	y filled)														
Anything you write t will not be graded. If interpretation. For co blanks than provided	you write moding questi	ıulti	ple a	nswe	rs or	your	ansv	ver i	s am	bigu	ious, we	will	grade 1	the wo	orst
If an answer requires instead of 0xdeadbe specified. For all othe	ef. Please in	clud	e hex	(0x)	or b	inary	(0b)	pref				-			
Read the following	honor code	an	d sig	n yo	ur na	ıme.									
I understand that I is of the Berkeley Car reported to the Centhe exam.	npus Code o	f Stu	ıdent	Cond	duct a	and a	cknov	vled	ge th	at a	cademic	misco	nduct	will be	e
Sign your name:															

This page intentionally left (mostly) blank.

The exam continues on the next page.

Q1 Potpourri (9 points)

Suppose we have the following hit times and hit rates for a system:

	Hit Time	Hit Rate
L1 Cache	10ns	40%
L2 Cache	100ns	60%
DRAM	550ns	100%

Q1.1	(2 point	ts) On average, wh	at would our memory	access time be for this system?
			ns	
Q1.2	_	ts) Convert the foll	lowing RISC-V instruc	tion to hexadecimal:
	0x			
Q1.3		nized runtime will t		ar program by a factor of 5. What fraction of the take to run? Express your answer as a simplified
Q1.4	(1 point	t) True or False: Th	ne linker initializes the	stack with program arguments.
	0 7	Гrue	O False	
Q1.5	(1 point	t) True or False: D	uring a thread context	switch, the entries of the TLB get invalidated.
	0 7	Гrue	O False	
Q1.6	(1 point	t) True or False: Cı	reating more threads is	guaranteed to increase the speed of your code.
	0 7	Гrue	O False	

Q2 It's a Jerover! (20 points)

NASA is planning to launch a new rover to Mars to continue scientific research. They've decided to put a custom RISC-V processor in the rover (lovingly named Jerover), and this means you're in charge of writing its code! However, the thin atmosphere of Mars means that extra protection is needed for the data in memory. They've decided to use a Hamming code with even parity to protect your data. For this question, use the parity table shown below.

Output Bit	6	5	4	3	2	1	0
Stored Bit	d_3	d_2	d_1	p_2	d_0	p_1	p_0
p_0	√		√		√		√
p_1	√	√			√	√	
p_2	√	√	√	√			

Assume that bit 0 is the least significant bit.

Part 1: Implement calculate_parity, a RISC-V function that takes in a 4-byte input in a0 and calculates the parity of its bits, returning in a0 either 1 for odd parity or 0 for even parity. For example:

Input: 0b 0000 0000 0000 0000 0000 0010 1101 0111 Output: 1

There are seven 1 bits (an odd number), so this number has odd parity, so the return value is 1.

Input: 0b 0000 0000 0000 0000 0000 0010 1010 1101 Output: 0

There are six 1 bits (an even number), so this number has even parity, so the return value is 0.

calculate_parity must follow calling convention.

<pre>1 calculate_parity: 2 li t1 0 3 loop:</pre>	
-	
Q2.1	
5	
Q2.2	
6 bne	
Q2.3	
7	
02.4 8 jr ra	

Part 2: Implement store_nibble_protected, a RISC-V function that accepts four bits of data in a0 and writes the seven encoded bits (as a byte, with 0 in the most significant bit) to the memory address in a1 (and doesn't return anything). You may assume that calculate_parity has been implemented correctly and adheres to calling convention, but you may not assume any specific implementation of calculate_parity. You may also assume that the most significant 28 bits of the argument in a0 are set to 0.

You do not have to follow the recommendations made in the comments.

	ore_nibble_protected:	
2 3	<pre># prologue omitted mv s0 a0</pre>	
4	mv s1 a1	
	51 41	
5		# set d3 through d1
6	Q2.5 slli s7 s7 1	
7	andi	
8	jal ra calculate_parity	# compute p2
9	Q2.7	
10	slli s7 s7 1	
11	Q2.8	
	42.0	
12	Q2.9	# set d0
13	slli s7 s7 1	
14	andi	
15	jal ra calculate_parity	# compute p1
16	Q2.11	
17	slli s7 s7 1	
18	andi	
19	jal ra calculate_parity	<pre># compute p0</pre>
20		
20	Q2.13	
2.1		
21	sb s7	
22	<pre># epilogue omitted</pre>	
23	jr ra	

Q2.15 (3 points) List all registers that need to be saved in the prologue and restored in the epilogue in order for store_nibble_protected to follow calling convention. If there are none, write "None".

		I
		I
		I

	L ong Jump s working on implementin	ıg ju	mps and branches int	to hi	s RISC-V processor.		(13 points)
Wha	at values should the contr	ol log	gic output for jal?				
Q3.1	(0.5 point) PCSel O PC+4	0	ALUOut	0	Doesn't matter		
Q3.2	(0.5 point) RegWEn	_		_	D 11 11		
	O 0	0	1	O	Doesn't matter		
Q3.3	(0.5 point) BrUn O 0	0	1	0	Doesn't matter		
Q3.4	(0.5 point) ASel O PC	0	RegReadData1	0	Doesn't matter		
Q3.5	(0.5 point) BSel O RegReadData2	0	Immediate	0	Doesn't matter		
Q3.6	(0.5 point) ALUSel O add	0	sll	0	mul	0	Doesn't matter
	O slt	0	srl	0	bsel	0	Other
Q3.7	(0.5 point) MemRW	0	Write	0	Doesn't matter		
O2 9	(0.5 point) WBSel	O					
Q3.8	O PC+4	0	ALU	0	Mem	0	Doesn't matter
	er implementing the proces s working on has a really		_		_		
Q3.9	(2 points) What is the m answer as a sum or differ					ancl	n by? Write your
Q3.10	(2 points) What is the manswer as a sum or differ		•	_	5	ump	by? Write your

AJ decides to deal with this problem by implementing new hardware and a new set of instructions, *long jump* and *long branch*. These instructions will allow offsets of up to 32 bits by storing the immediate in the 4 bytes immediately after the instruction within the IMEM, rather than within the instruction itself. To accommodate this, the IMEM has been modified to add another output port that contains the four bytes stored at addr + 4, where addr is the input to the IMEM.

~ i	imple: Assun	ment both of these ir	ptions also include any r	ed to make to our datapa changes as possible)? Sele elevant combinational lo	ect all that apply.	
		Add a new input to	the PCSel mux			
		Add a new input to	the Regfile			
		Add a new output t	o the Regfile			
		Add a new input to	the immediate generator	•		
		Add a new input to	the AMux			
		Add a new input to	the BMux			
	☐ Add a new input to the ALU					
	☐ Add a new operation to the ALU					
	☐ Add a new input to DMEM					
		Add a new input to	the WBMux			
		None of the above				
		ementing <i>long jump</i> and the CS 61C Referen		nes his CPU using the star	ndard 5-stage pipeline	
-	` •	oints) Assuming the <i>ump</i> instruction?	above changes were im	plemented, what hazard	s can be caused by a	
		Control	□ Data	☐ Structural	☐ None	
_		oints) Assuming the ranch instruction?	above changes were im	plemented, what hazard	s can be caused by a	
		Control	☐ Data	☐ Structural	☐ None	

One Bot's Trache is Another Bot's Cache

(11 points)

CoryBot comes from a parallel universe where computers (and thus caches) are based in ternary (base 3). SodaBot want to know how CoryBot's ternary caches (traches) work, and they need your help! Instead of using binary and having 8 bits in a byte, CoryBot's computer uses ternary, where a trit is either 0, 1, or 2, and a tryte is made up of 3 trits.

For convenience, a list of powers of 3 is given below:

$$3^1 = 3$$

$$3^3 = 27$$

$$3^5 = 243$$

$$3^7 = 2,187$$

$$3^9 = 19,683$$

$$3^2 = 9$$

$$3^4 = 81$$

$$3^6 = 729$$

$$3^8 = 6,562$$

$$3^{1} = 3$$
 $3^{3} = 27$ $3^{5} = 243$ $3^{7} = 2,187$ $3^{9} = 19,683$ $3^{2} = 9$ $3^{4} = 81$ $3^{6} = 729$ $3^{8} = 6,561$ $3^{10} = 59,049$

CoryBot has a tryte-addressable memory space with 10-trit memory addresses, and their CPU has a direct-mapped trache with 9 blocks that hold 27 trytes each.

Q4.1 (3 points) Calculate the TIO trits in this setup.

т	•
1	•

0:

Regardless of your answer to the above question, assume that CoryBot has a direct-mapped trache with TIO breakdown of 7:1:2, while SodaBot has a direct-mapped (binary) cache with a TIO breakdown of 7:1:2.

Q4.2 (2 points) For each block in their trache, CoryBot stores the tag and 1 additional trit of metadata (invalid/valid/dirty). What is the total number of trits used by the trache? Express your answer in terms of powers of 2 and 3

terms of powers of 2 and 3.

Q4.3 (2 points) For each block in their cache, SodaBot stores the tag and 2 additional bits of metadata (valid bit, dirty bit). What is the total number of bits used by the cache? Express your answer in terms of powers of 2 and 3.



(Question 4 continued...)

We want to model CoryBot's 7:1:2 trache and memory configuration using binary on SodaBot's CPU. For the below questions, assume that SodaBot creates a binary cache that has the same associativity and uses the same replacement scheme as CoryBot's trache. Recall that CoryBot has a tryte-addressable, 10-trit memory system.

- Q4.4 (3 points) Determine the TIO breakdown with the minimum number of TIO bits so that SodaBot's system has:
 - At least as many memory addresses as CoryBot's system
 - At least as many cache indices as CoryBot's cache
 - At least as many cache offsets as CoryBot's cache

Т:	I:			0:
----	----	--	--	----

To model CoryBot's computer programs, SodaBot does the following:

- 1. Create a binary system with more memory addresses than CoryBot's computer.
- 2. Create a cache that has more indices and larger blocks than CoryBot's trache.
- 3. For each memory address in CoryBot's memory, convert the address and the value of the tryte at that address into binary, then load that converted value into that converted memory address.
- 4. Run CoryBot's program on this system.
- Q4.5 (1 point) Supposing that SodaBot splits their memory addresses into the appropriate TIO bits for their cache, which of the following could possibly describe how the hit rate of our code changes after this conversion? You may assume that the program is correctly emulated by SodaBot (e.g. no arithmetic errors occur).

The hitrate increases
The hitrate remains the same
The hitrate decrease

Suppose we have a 16MiB physical memory, a 256MiB virtual memory space, and 4KiB pages.

For Q5.1 to Q5.9, assume that we are using a one-level page table.

Q5.1	(1	point)	How	many	bits	are in	the	page	offset?
~	١.	,						1	

Q5.2 (0.5 point) How many bits are in the PPN?

Q5.3 (0.5 point) How many bits are in the VPN?



Regardless of your above answers, assume that we have 20-bit physical memory addresses, and 24-bit virtual memory addresses. Assuming that physical pages are assigned sequentially and the following 3 virtual addresses have been accessed, in order:

Virtual Address	PPN
0xABCDEF	0
0xAABBCC	1
0x202122	2

After accessing the previous three addresses, we access the following virtual addresses in order. For each access, fill out the corresponding physical address, and whether the access causes a page hit or a page fault. Assume that if a page fault occurs, then the next sequential physical page number is assigned to the virtual page number.

Q5.4 (1 point) 0xA01243

0x	
----	--

O Page Hit

O Page Fault

Q5.5 (1 point) 0xD12362

0x

O Page Hit

O Page Fault

Q5.6 (1 point) 0x61C61C

O Page Hit

O Page Fault

Q5.7	(1 point) 0xABC61C				
	0x	O Pa	ge Hit	O Page Fault	
Q5.8	(1 point) 0x00AA00				
	0x	O Pa	ge Hit	O Page Fault	
Q5.9	(1 point) 0x5E889E				
	0x	O Pa	ge Hit	O Page Fault	
and the	pose that our machine utilizes a two the VPN bits are divided equally b L1 and L2 page tables, respectively. each of the below virtual addresses	etween L1	and L2 page tabl	es. VPN1 and VPN2 correspor	nd to
Q5.10	(1 point) 0x5E889E				
	VPN1: 0x		VPN2: 0x		
Q5.11	(1 point) 0x61C61C				
	VPN1: 0x		VPN2: 0x		
Q5.12	(1 point) 0xDE16AB				
	VPN1: 0x		VPN2: 0x		
Q5.13	(1 point) 0x24EB10				
	VPN1: 0x		VPN2: 0x		

Q6 DLPTLPPLTPLD (17 points)

A palindrome is a sequence that reads the same backward as forward. For this question, our sequence will consist of an array of one digit positive integers. For example, [1, 8, 7, 6, 7, 8, 1] is a palindrome and [2, 4, 5, 4, 3] is not a palindrome

The function num_palindrome will take in three arguments:

- uint32_t** matrix: A matrix of uint32_t's with dimensions length * width.
- uint32_t length: The number of uint32_t*s in the matrix.
- uint32_t width: The number of uint32_ts in each uint32_t* in the matrix. You may assume
 that width is a positive integer greater than or equal to 4 and that each row in the matrix has the
 same width.

num_palindrome should return the number of rows in the matrix that are palindromes.

Here are the SIMD functions that you may use for this question. You may not use any other SIMD functions.

- _mm128 vecLoad(void* ptr): Loads four uint32_t from ptr into a SIMD vector.
- _mm128 vecReverse(_mm128 mm): Reverses the order of elements in the vector mm.
- void vecStore(void* ptr, _mm128 mm): Stores the four uint32_ts in mm at ptr.
- _mm128 vecSet0(): Returns a vector containing only 0s.
- bool vecEq(_mm128 a, _mm128 b): Returns true if all elements of a are equal to the corresponding elements of b, else false.

Implement a version of num_palindrome that uses both thread-level and data-level parallelism.

```
1 int num_palindrome(int ** matrix, int length, int width) {
2
    int count = 0;
    #pragma omp _____ for ____ (+:count) _{Q6.1}
3
                             _____; i_____
4
    for (int i = 0; i < _____
5
       bool is_palindrome = true;
6
       int left = 0;
       int right = _____
                                       06.5
       while (left _____ right && __
8
9
          _mm128 vec1 = _____
          _mm128 vec2 = _____
10
                                         Q6.9
11
          is_palindrome = _____
                                          06.10
12
                                       Q6.11
          right -=
13
                                       Q6.12
       }
14
15
                                  Q6.13
16
                                  Q6.14
       }
17
18
19
    return count;
20 }
```

CodaBot is in charge of final exam logistics for 61C! Consider the following tasks:

Task Number	Task	Time (hours)	Prerequisites
0	Write Exam	5	-
1	Conduct Review Sessions	3	-
2	Send Seating Chart	1	-
3	Print Exam	2	0,1
4	Proctor Exam	3	3
5	Scan Exam	1	4
6	Write Solutions	2	0

Q7.1	(2 points) Suppose CodaBot can only perform one task at a time. How long would it take for
	CodaBot to complete all these tasks by themselves?

Q7.2 (2 points) Now, suppose CodaBot can perform two different tasks at the same time. What is the minimum time it takes for CodaBot to complete all these tasks by themselves?



CodaBot wants help, and asks their friend EvanBot for help. Here is how long EvanBot takes to perform each task:

Task Number	Time (hours)	
0	4	
1	3	
2	1	
3	1	
4	3	
5	2	
6	3	

Q7.3 (3 points) Now, suppose both CodaBot and EvanBot can only perform one task at a time, and each task can only be performed by one Bot. What is the minimum amount of time required to complete these set of tasks?

		hours
1		

Non-quantum Computing Suppose we have a chunk-addressable address space we bytes away from address 1025 and 1 byte away from "ad system, we can't use our standard integer binary address	ldress" $1024 + \frac{1}{64}$. To access every byte of this
Suppose that our memory "addresses" follow IEEE-754 the number of exponent and mantissa bits that you will	0.1
Q8.1 (2 points) If we had 4KiB of memory, with chunk number of exponent bits in our floating point me assuming that we use a standard bias?	
bits	
Q8.2 (1 point) True or False: The number of exponent bit can be reduced by using a non-standard bias.	s in our floating point memory address needed
O True O False	
Q8.3 (1.5 points) What is the minimum number of mant required to address every byte?	issa bits in our floating point memory address
bits	
Q8.4 (1 point) True or False: The number of bits used floating point chunk-addressed system will alway represent the memory address in a byte-addressed	rs be greater than the number of bits used to
O True O False	
Regardless of your answer to the previous subparts, assuraddresses with 1 sign bit, 4 exponent bits with standardenormalized numbers. Convert the following memory addresses from unsigned if there is no floating point number that precisely equal be in hexadecimal.	d bias, and 8 mantissa bits, and we don't use
Q8.5 (1.5 points) 0xC61	0x
Q8.6 (1.5 points) 0x200	0x

Final Page 15 of 16 CS 61C – Summer 2023

0x

Q8.7 (1.5 points) 0x7D8

	The Finish Line (1 poi	nts)			
Eve	ryone will receive credit for this question, even if you leave it blank.				
Q9.1	(1 point) Which state is Andrew Liu, the 61C TA, from?				
00.0	(0 maints). In these anothing was went up to know? Facil free to use this have found added				
Q9.2	(0 points) Is there anything you want us to know? Feel free to use this box for doodles!				