

# EE247

## Lecture 17

### ADC Converters

- Sampling
  - Sampling switch induced distortion
    - Sampling switch conductance dependence on input voltage
  - Sampling switch charge injection
    - Complementary switch
    - Use of dummy device
    - Bottom-plate switching
  - Track & hold circuit
  - S/H circuit incorporating gain
- ESD protection impact on converter performance

## Practical Sampling

- kT/C noise

$$C \geq 12k_B T \left( \frac{2^B - 1}{V_{FS}} \right)^2$$


- Finite  $R_{sw} \rightarrow$  limited bandwidth

$$R \ll -\frac{1}{2f_s C} \frac{1}{\ln(2^B - 1)}$$


- $g_{sw} = f(V_{in}) \rightarrow$  distortion

$$g_{ON} = g_o \left( 1 - \frac{V_{in}}{V_{DD} - V_{th}} \right) \quad \text{for} \quad g_o = \mu C_{ox} \frac{W}{L} (V_{DD} - V_{th})$$


- Switch charge injection
- Clock jitter



## Sampling Distortion



10bit ADC &  $T/\tau = 10$   
 $V_{DD} - V_{th} = 2V$   $V_{FS} = 1V$




10bit ADC &  $T/\tau = 10$   
 $V_{DD} - V_{th} = 4V$   $V_{FS} = 1V$

- Effect of lower supply voltage on sampling distortion
  - HD3 increases by  $(V_{DD1}/V_{DD2})^2$
  - HD2 increases by  $(V_{DD1}/V_{DD2})$


## Sampling Distortion

- SFDR is sensitive to sampling distortion to improve distortion
  - Larger VDD
  - Higher sampling bandwidth
- Solutions:
  - Overdesign → Larger switches
    - Increased switch charge injection
    - Increased nonlinear S & D junction C
  - Maximize VDD/VFS
    - Decreased dynamic range if VDD const.
  - Complementary switch
  - Constant & max.  $V_{GS}$  ?  $f(V_{in})$




10bit ADC  $T/\tau = 20$   
 $V_{DD} - V_{th} = 2V$   $V_{FS} = 1V$

# Complementary Switch



- Complementary n & p switch advantages:
  - Increases the overall conductance
  - Linearize the switch conductance for the range  $V_{tp} < V_{in} < V_{dd}-V_{tn}$


# Complementary Switch Issues Supply Voltage Evolution



- Supply voltage scales down with technology scaling
- Threshold voltages do not scale accordingly


Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

## Complementary Switch Effect of Supply Voltage Scaling




- As supply voltage scales down input voltage range for constant  $g_o$  shrinks  
 → Complementary switch not effective when  $V_{DD}$  becomes comparable to  $V_{th}$

## Boosted & Constant $V_{GS}$ Sampling




- Increase gate overdrive voltage as much as possible + keep  $V_{GS}$  constant
  - Switch overdrive voltage is independent of signal level
  - Error from finite  $R_{ON}$  is linear (to first order)
  - Lower  $R_{on}$  achieved → lower time constant


# Constant $V_{GS}$ Sampling




# Constant $V_{GS}$ Sampling Circuit




# Clock Voltage Doubler




# Constant $V_{GS}$ Sampler: $\Phi$ LOW




# Constant $V_{GS}$ Sampler: $\Phi$ HIGH



# Constant $V_{GS}$ Sampling




# Complete Circuit



Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.


# Advanced Clock Boosting



[H. Pan et al., "A 3.3-V 12-b 50-MS/s A/D converter in 0.6μm CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, pp. 1769-1780, Dec. 2000]




# Advanced Clock Boosting




[M. Waltari et al., "A self-calibrated pipeline ADC with 200MHz IF-sampling frontend," ISSCC 2002, Dig. Techn. Papers, pp. 314.]

- Gate tracks *average* of input and output, reduces effect of I-R drop at high frequencies
- Bulk also tracks signal  $\Rightarrow$  reduced body effect (technology used allows connecting bulk to S)
- SFDR = 76.5dB at  $f_{in}=200\text{MHz}$  (measured)

# Switch Off-Mode Feedthrough Cancellation




High-pass feedthrough paths past an open switch



Feedthrough cancellation with a dummy switch


Ref: [M. Waltari et al., "A self-calibrated pipeline ADC with 200MHz IF-sampling frontend," ISSCC 2002, Dig. Techn. Papers, pp. 314.]

# Practical Sampling



- $R_{sw} = f(V_{in}) \rightarrow$  distortion
- • Switch charge injection


## Sampling Switch Charge Injection




- First assume  $V_{IN}$  is a DC voltage
- When switch turns off  $\rightarrow$  offset voltage induced on  $C_s$
- Why?

# Sampling Switch Charge Injection

MOS xtor operating in triode region  
Cross section view





Distributed channel resistance &  
gate & junction capacitances




- Channel  $\rightarrow$  distributed RC network
- Channel to substrate junction capacitance  $\rightarrow$  distributed & variable
- Over-lap capacitance  $C_{ov} = L_D \times W \times C_{ox}$  associated with GS & GD overlap

# Switch Charge Injection Slow Clock



- Since clock fall time  $\gg$  device speed  
 $\rightarrow$  During the period  $(t- \text{ to } t_{off})$  current in channel discharges channel charge into source
- Only source of error  $\rightarrow$  Charge transfer from  $C_{ov}$  into  $C_s$

## Switch Charge Injection Slow Clock




$$\Delta V = -\frac{C_{ov}}{C_{ov} + C_s} (V_i + V_{th} - V_L)$$


$$\approx -\frac{C_{ov}}{C_s} (V_i + V_{th} - V_L)$$

$$V_o = V_i(1 + \epsilon) + V_{os}$$

$$\text{where } \epsilon = -\frac{C_{ov}}{C_s}; V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L)$$




## Switch Charge Injection Slow Clock- Example





$$C_{ov} = 0.3\text{fF}/\text{m} \quad C_{ox} = 5\text{fF}/\text{m}^2 \quad V_{th} = 0.5\text{V}$$

$$\epsilon = -\frac{C_{ov}}{C_s} = -\frac{12\text{m} \times 0.3\text{fF}/\text{m}}{1\text{pF}} = -.36\% \rightarrow 7\text{-bit}$$

$$V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L) = -1.8\text{mV}$$



## Switch Charge Injection Fast Clock



- Sudden gate voltage drop  $\rightarrow$  no gate voltage to establish current in channel  $\rightarrow$  channel charge has no choice but to escape out towards S & D

## Switch Charge Injection Fast Clock


$$\Delta V_o = -\frac{C_{ov}}{C_{ov} + C_s}(V_H - V_L) - \left(\frac{1}{2}\right) \times \frac{Q_{ch}}{C_s}$$

$$\approx -\frac{C_{ov}}{C_{ov} + C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}(L - 2L_D)((V_H - V_i - V_{th}))}{C_s}$$

$$V_o = V_i(I + e) + V_{os}$$



where  $e = -\frac{1}{2} \times \frac{WC_{ox}L}{C_s}$

$$V_{os} = -\frac{C_{ov}}{C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s}$$



- Assumption  $\rightarrow$  channel charge divided between S & D 50% & 50%
- Source of error  $\rightarrow$  channel charge transfer + charge transfer from  $C_{ov}$  into  $C_s$

## Switch Charge Injection Fast Clock- Example





$$C_{ov} = 0.3 \text{ fF/m} \quad C_{ox} = 5 \text{ fF/m}^2 \quad V_{th} = 0.5 \text{ V} \quad V_{DD} = 3 \text{ V}$$

$$e = -1/2 \frac{WLC_{ox}}{C_s} = \frac{12\text{m} \times 0.35 \times 5 \text{ fF/m}}{1 \text{ pF}} = -2.1\% \rightarrow 4.5\text{-bit}$$

$$V_{os} = -\frac{C_{ov}}{C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s} = -9 \text{ mV} - 26.3 \text{ mV} = -45.3 \text{ mV}$$

## Switch Charge Injection



→ Both errors are a function of clock fall time, input voltage level, source impedance & sampling capacitance

## Switch Charge Injection Error Reduction

- How do we reduce the error?  
→ Reduce size switch?

$$t = R_{ON} C_s = \frac{C_s}{m C_{ox} \frac{W}{L} (V_{GS} - V_{th})}$$

$$\Delta V_o = -\frac{1}{2} \frac{Q_{ch}}{C_s}$$

$$FOM = t \times \Delta V_o = \frac{C_s}{m C_{ox} \frac{W}{L} (V_{GS} - V_{th})} \times \frac{1}{2} \times \frac{W C_{ox} L ((V_H - V_i - V_{th}))}{C_s}$$



$$FOM \approx \frac{L^2}{m}$$

- Reducing switch size increases  $\tau$  → increased distortion → not a viable solution
- Small  $\tau$  and  $\Delta V$  → use minimum channel length
- For a given technology  $\tau \times \Delta V = \text{const.}$

## Sampling Switch Charge Injection Summary

- Extra charge injected onto sampling capacitor @ switch device turn-off
  - Charge sharing with  $C_{ov}$
  - Channel charge transfer
- Issues:
  - DC offset
  - Input dependant error voltage → distortion
- Solutions:
  - Complementary switch?
  - Addition of dummy switches?
  - Bottom-plate sampling?

## Switch Charge Injection Complementary Switch



- In slow clock case if area of devices are equal → effect of overlap capacitor for n & p devices cancel to first order (matching n & p area)

## Switch Charge Injection Complementary Switch



$$Q_{ch-n} = W_n C_{ox} L_n (V_H - V_i - |V_{th-n}|)$$

$$Q_{ch-p} = W_p C_{ox} L_p (V_i - V_L - |V_{th-p}|)$$

$$\Delta V_o = \frac{I}{2} \left( \frac{Q_{ch-p}}{C_s} - \frac{Q_{ch-n}}{C_s} \right)$$

$$V_o = V_i(I + e) + V_{os}$$


$$e = -\frac{I}{2} \times \frac{W_n C_{ox} L_n + W_p C_{ox} L_p}{C_s}$$



- In fast clock case
  - Offset cancelled for equal device area
  - Input voltage dependant error worse!




## Switch Charge Injection Dummy Switch



- Dummy switch same L and main switch but half W
- Main device clock goes low, dummy device goes high → dummy switch acquires same amount of channel charge main switch needs to lose
- Effective only if exactly half of the charge transferred to M2 and good matching between clock fall/rise


## Switch Charge Injection Dummy Switch



- To guarantee half of charge goes to each side → create the same environment on both sides
  - Add C equal to sampling capacitor to the other side of the switch + add fixed resistor
- Degrades sampling bandwidth

# Dummy Switch

## Dummy Switch Effectiveness Test





- Dummy switch  
→  $W=1/2W_{main}$
- Note large  $L_s$   
→ good device area matching

$V_{in}$	UNCOMPENSATED SWITCH	COMPENSATED WITH DUMMY SWITCH	BALANCED SWITCH
0v	-160mV	-45mV	6mV
5v	-105mV	-30mV	1mV
10v	-40mV	-11mV	0.5mV

Ref: L. A. BIENSTMAN et al, "An Eight-Channel 8 13it Microprocessor Compatible NMOS D/A Converter with Programmable Scaling", IEEE JSSC, VOL. SC-15, NO. 6, DECEMBER 1980


# Switch Charge Injection

## Bottom Plate Sampling




- Switches M2A @ B are opened slightly earlier compared to M1A&B  
→ Injected charge by the opening of M2AB is constant & eliminated when used differentially
- Since bottom plate of  $C_s$  is open when M1A&B are opened → no charge injected on  $C_s$


# Flip-Around T/H




# Flip-Around T/H



# Flip-Around T/H




# Flip-Around T/H - Timing




# Charge Injection

- At the instant of sampling, some of the charge stored in sampling switch S1 is dumped onto C
- With "Bottom Plate Sampling", charge injection comes only from S1 and is to first-order independent of  $v_{IN}$ 
  - Only a dc offset is added to the input signal
  - This dc offset can be removed with a differential architecture

# Flip-Around T/H




## Flip-Around T/H



## Flip-Around T/H

- S1 is an n-channel MOSFET
- Since it always switches the same voltage, its on-resistance,  $R_{S1}$ , is signal-independent (to first order)
- Choosing  $R_{S1} \gg R_{S1A}$  minimizes the non-linear component of  $R = R_{S1A} + R_{S1}$ 
  - S1A is a wide (much lower resistance than S1) constant  $V_{GS}$  switch
  - In practice size of S1A is limited by the (nonlinear) S/D capacitance that also adds distortion
  - If S1A's resistance is negligible, aperture delay depends only on S1 resistance
  - S1 resistance is independent of  $v_{IN}$ ; hence, aperture delay is independent of  $v_{IN}$


## S/H Combined with Gain Stage



- Gain= $4C_i/C_o=4$


Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987

## S/H Combined with Gain Stage



Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987

## S/H Combined with Gain Stage



- $Gain = 4C/C = 4$

Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987

## ESD Protection ADC Architectures



# What is ESD?

- Electrostatic discharge
- Example: Charge built up on human body while walking on carpet...
- Charged objects near or touching IC pins can discharge through on-chip devices
- Without dedicated protection circuitry, ESD events are destructive



# Model and Protection Circuit






Figure 1. Human Body Model for ESD testing.

[[http://www.idt.com/docs/AN\\_123.pdf](http://www.idt.com/docs/AN_123.pdf)]



[<http://www.ce-mag.com/archive/03/ARG/dunnihoo.html>]

# Equivalent Circuit




[I. E. Opris, "Bootstrapped pad protection structure," IEEE J.Solid-State Circuits, pp. 300, Feb. 1998.]

Fig. 1. Equivalent input circuit.

- Nonlinear capacitance causes distortion
- Distortion increases with frequency
  - Today's converters: High frequency, low distortion!

# ESD Circuit Distortion




[I. E. Opris, "Bootstrapped pad protection structure," IEEE J.Solid-State Circuits, pp. 300, Feb. 1998.]

**$C(V_{in}) = 2..4\text{pF}$   
for  $V_{in} = 2..0\text{V}$**


# ESD Circuit Distortion

- Analysis: Volterra Series (see handout on the web)
- Example:



$R=25\Omega$   
 $C_{j0}=1\text{pF}$   
 $C_L=5\text{pF}$   
 $V_{i\text{peak}}=0.5\text{V}$

# ESD Circuit Distortion



## ESD Circuit Distortion

- Distortion from ESD circuits approaches state of-the-art ADC performance!
- If you are working on a new, record breaking ADC, better think about ESD now...
- Ref.: A. Wang, "Recent developments in ESD protection for RF IC," *Proc. DAC Conference*, Jan. 2003
- Solutions still pre-mature
- Lots of company IP