

University of California at Berkeley  
 College of Engineering  
 Department of Electrical Engineering and Computer Science


EECS 150  
 Fall 2000

R. H. Katz

**Homework Quiz # 3 (22 September)**

Name: \_\_\_\_\_ SID: \_\_\_\_\_

Consider the following implementation of the full adder in terms of cascaded half adders:



Show how to implement the full adder Sum and Carryout in multilevel form using *NAND gates only*. You may assume that the input variables A, B, Cin and their complements are available. Sketch your solution as a logic schematic in the space below (you may only use NAND gates):

