

**UC Berkeley  
College of Engineering  
EECS Department**

EECS150  
Fall 2002

J. Wawrzynek, J. Sampson

Quiz #5 Solution

Name: \_\_\_\_\_

SID: \_\_\_\_\_ Lab section number: \_\_\_\_\_

For this problem assume that your complete library of logic components comprises 2-input AND, OR, and XOR gates, inverters, and inverting tri-state buffers. Assume that inverters have cost of one unit and delay of one unit, and all other logic gates have cost of 2 units and delay of 2 units for all inputs (ignore fanout and wire delay). With these assumptions, a 2-input mux could be implemented with two inverting tri-states and 2 inverters, and would cost 6 and have delay 4 from the select input to output and a delay of 3 from data input to output.

Consider the structure of a partially hierarchical 16-bit **carry-select adder** with inputs  $a[15:0]$ ,  $b[15:0]$ ,  $c_{IN}$ , and outputs  $s[15:0]$ ,  $c_{OUT}$ . The hierarchy is as follows: the initial adder has been divided in half the second half duplicated, and those sub-adders have again each been divided once more in the same fashion. All of the final resulting “sub-adders” are carry-ripple adders. Assume that each ripple adder is made up only of full-adder cells (one-bit adders). **When calculating delay, please specify how you have implemented your carryout in the full adder cell.**

a) Calculate the total cost for the 16-bit carry-select adder:

Subdivision & duplication once yields 3 8-bit adders and 9 muxes. Subdividing once more yields 9 4-bit adders and 24 muxes. Therefore:

Total cost =  $9 * 4 * \text{Cost}(\text{FA}) + 24 * \text{Cost}(\text{Mux}) = 36 * 14 + 24 * 6 = \mathbf{648}$  OR  $36 * 10 + 24 * 6 = \mathbf{504}$   
depending on how the Full Adder cell was constructed.

b) Calculate the delay from  $c_{IN}$  to  $c_{OUT}$ :

Delay of 4 FA ripple + delay of 2->1 mux + delay of 2->1 mux = depending on FA design,

$3\text{gates} * 2\text{delay} * 4\text{FA} + 4\text{delay} + 4\text{delay} = \mathbf{32 \text{ delay}}$

OR

$3\text{gates} * 2\text{delay} * 1\text{FA} + 2\text{gates} * 2\text{delay} * 3\text{FA} + 4\text{delay} + 4\text{delay} = \mathbf{26 \text{ delay}}$

c) In words, describe the path with the worst case delay from any of the inputs to any of the outputs:

The path from (depending on how the full adder cell is constructed) either  $A0/B0$  to  $C_{out}$ , or  $C_{in}$  to  $C_{out}$ , namely, through the first 4-bit ripple, through the carryout mux 4 bits further down the chain, and through the last carryout mux 8 bits further down the chain from that.