

Homework # 9.

Problem 1: Stream Processor.

1) Identify all missing control signals. Make a list of them. Indicate what they do.

List of needed control signals:

Source Next: Output of the controller. Signal to request the source for next data value.

Source Ready: Input to controller. Tells the controller that the source has new data to be loaded.

Destination Ready: Input to the controller. Tells the controller that the destination is ready to receive the next data value.

Destination Next: Output of the controller. Tells the destination to load the new output value.

Shift Left Output Enable: Output of the controller. Enables the shift left module to drive bus C.

Shift Left Start: Output of the controller. Makes the shift left module start the operation.



- Shift Left Op : Output of the controller. Tells the Shift Left module how many times to shift.
- Shift Left Done : Input to the controller. Signals the controller that the Shift Left module finished the operation.
- Shift Right Output Enable : Output of the controller. Makes the Shift Right module drive the C bus.
- Shift Right Start : Output of the controller. Makes the Shift Right module start the operation.
- Shift Right Op : Output of the controller. Tells the Shift Right module how many times to shift.
- Shift Right Done : Input to the controller. Signals the controller that the Shift Right module finished its operation.
- Input Reg Enable : Output of the controller. Loads new value from the source.
- Input Reg OE - A  
- Input Reg OE - B : Outputs of the controller. Make the input register drive bus A or B respectively.
- Output Reg Enable : Output of the controller. Loads register with value of bus C.
- R-OE-A  
- S-OE-A  
- T-OE-A  
- U-OE-A : Output of the controller. Make register R, S, T or U drive bus A.



- R\_OE-B,
- S\_OE-B,
- T\_OE-B,
- U\_OE-B

Output of the controller. Make register R, S, T or U drive bus B.

- R\_ Input Enable,
- S\_ Input Enable,
- T\_ Input Enable,
- U\_ Input Enable.

Output of the controller. Enable register R, S, T or U to load a new value.

- R\_ Input Mux select,
- S\_ Input Mux select,
- T\_ Input Mux select,
- U\_ Input Mux select.

Output of the controller. Select which bus has access to the input of registers R, S, T and U.

- Add or sub :

Output of the controller. Determines the operation of the Arithmetic Module

- Arithmetic OE :

Output of the controller. Makes the Arithmetic module drive bus C.

- A equal B :

Input to the controller. Tells the controller whether  $A = B$  or not.

- A greater B :

Input to the controller. Tells the controller whether  $A > B$  or not.



b) Give the RTL to transfer the stream from the input to the output.

```


if (Source Ready == 1) //New data is available
{
    Input ← Source;      Input Reg Enable = 1'b1

    R ← Input;           Input Reg OE_A = 1'b1
                        R-Input Mux Select = 2'b00 "
                        R-Input Enable = 1'b1.

    Output ← ShiftLeft(R, 0)  R-OE-B = 1'b1
                               ShiftLeft Op = 2'b00 "0 sh
                               ShiftLeft Start = 1'b1. "wait
                               ShiftLeft Output Enable = 1'b1
                               Output Reg Enable = 1'b1
}

```

Controller STG





Specify the RTL, Control points and STG for a streaming operation with clipping. R has a maximum value.

```
if (Source Ready == 1) // New data is available
{
    Input ← Source;      InputReg Enable = 1'b1


    S ← Input           InputReg OE-A = 1'b1.
                       R-Input MuxSelect = 2'b00
                       R-Input Enable = 1'b1

    if (S > R)
    {
        V ← R;          R-OE-A = 1'b1.
                       V-Input MuxSelect = 2'b00
                       V-Input Enable = 1'b1
    }
    else
    {
        V ← S;          S-OE-A = 1'b1
                       V-Input MuxSelect = 2'b00
                       V-Input Enable = 1'b1
    }

    output ← shift(V, 0); V-OE-B = 1'b1.
                       shiftLeftOp = 2'b00
                       shiftLeftStart = 1'b1.
                       shiftLeftOutput Enable
}
```



# Controller STG.





d) Specify the RTL, Control Points and STG for a stream operation that averages the new input with the three previous inputs.

Assuming the previous values are in  $\rightarrow$  STU

With the oldest in U.

```

if (SourceReady == 1) // source has new value
{
    input ← source ;      InputReg Enable = 1'b1;
    R ← input + U ;      R-Input Mux Select = 2'b10 "C"
                        R-Input Enable = 1'b1
                        InputReg OE-A = 1'b1
                        U-OE-B = 1'b1
                        Add, sub = 1'b0 "Add"
                        Arithmetic OE = 1'b1

    R ← R + T ;          R-Input Mux Select = 2'b10 "C"
                        R-Input Enable = 1'b1
                        R-OE-A = 1'b1
                        T-OE-B = 1'b1
                        Add, sub = 1'b0 "Add"
                        Arithmetic OE = 1'b1

    R ← R + S ;          R-Input Mux Select = 2'b10 "C"
                        R-Input Enable = 1'b1
                        R-OE-A = 1'b1
                        S-OE-B = 1'b1
                        Add, sub = 1'b0 "Add"
                        Arithmetic OE = 1'b1

```



```
U ← T;
T ← S;
```

```
U-Input Mux Select = 2'b00 "A"
T-Input Mux Select = 2'b01 "B"
U-Input Enable = 1'b1
T-Input Enable = 1'b1
S_OE_B = 1'b1
T_OE_A = 1'b1
```

```
S ← Input;
```

```
S-Input Mux Select = 2'b00 "A"
S-Input Enable = 1'b1
InputRegOE_A = 1'b1
```

// At this point R contains the sum of the new value and the previous 3.

// Also, S, T and U contain now the new previous 3 values.


```
output ← shiftRight(R, 2);
```

```
R_OE_B = 1;
ShiftRightOp = 2'b10
ShiftRightStart = 1
ShiftRightOutputEnable = 1
OutputRegEnable = 1
```





```
}
```

The State Transition Graph of the controller that implements this operation is shown in the next page:





V-InputMuxSelect = 2'b00  
 I-InputMuxSelect = 2'b01  
 -InputEnable  
 -InputEnable



To Idle.



Problem 2: Invent a small instruction set for the stream processor. Define the architecturally visible state and the instruction set.

### Instruction Set

	OP		arg.	
forward	0	0	-	-
load	0	1	$\alpha_1$	$\alpha_0$
clip	1	0	-	-
average 4	1	1	-	-

$\alpha_1 \alpha_0 = 00 \rightarrow R$

$\alpha_1 \alpha_0 = 01 \rightarrow S$

$\alpha_1 \alpha_0 = 10 \rightarrow T$

$\alpha_1 \alpha_0 = 11 \rightarrow U$

forward: Forward the input to the output.

load "Register": Load the input into "Register".

clip: Clip input based on value stored in R.

average 4: Average input with last 3 values stored in S, T, U.

After executing each instruction, the controller enables the instruction counter to increment by

one.








Problem 3: Construct a 4 bit binary counter with parallel load using the JK negative edge triggered flip flop shown. The counter should have clear, load, and count, a 4 bit data input  $I_{3-0}$  and a 4 bit data output  $A_{3-0}$  and a carry out.

First we create a bigger component

with a JK flip flop inside that contains the clear and load logic




$$J = D_1 + (\text{Load} \cdot \bar{I}_1)$$

$$K = D_2 + (\text{Load} \cdot I_1)$$



now we connect 4 of these components in the following way:



Problem 4: Below is a schematic for a D latch constructed from six NOR gates shown in lecture. Complete this timing diagram showing all the internal relationships. That is, show what causes the transitions using arrows.

The timing diagram on the next page:



