

## Overview

- Alternative controller FSM implementation approaches based on:
  - classical Moore and Mealy machines
  - jump counters
  - microprogramming (ROM) based approaches
  - branch sequencers
  - horizontal microcode
  - vertical microcode

CS 150 - Spring 2001 - Controller Implementation - 1

## Alternative Ways to Implement Processor FSMs

- "Random Logic" based on Moore and Mealy Design
  - Classical Finite State Machine Design
- Divide and Conquer Approach: Time-State Method
  - Partition FSM into multiple communicating FSMs
- Exploit MSI Functionality: Jump Counters
  - Counters, Multiplexers, Decoders
- Microprogramming: ROM-based methods
  - Direct encoding of next states and outputs


CS 150 - Spring 2001 - Controller Implementation - 2

## Random Logic

- Perhaps poor choice of terms for "classical" FSMs
- Contrast with structured logic: PAL/PLA, PGA, ROM
- Could just as easily construct Moore and Mealy machines with these components


CS 150 - Spring 2001 - Controller Implementation - 3

## Moore Machine State Diagram




CS 150 - Spring 2001 - Controller Implementation - 4

## Memory-Register Interface Data Timing



CS 150 - Spring 2001 - Controller Implementation - 5

## Moore Machine Diagram



CS 150 - Spring 2001 - Controller Implementation - 6

## Moore Machine State Table

Reset Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
1	X	X	X	X	RES (0000)	
0	X	X	X	X	RES (0000)	IF0 (0001)
0	X	X	X	X	IF0 (0001)	IF1 (0001) PC MAR, PC + 1 PC
0	0	X	X	X	IF1 (0010)	IF2 (0011)
0	1	X	X	X	IF1 (0010)	IF2 (0011)
0	1	X	X	X	IF2 (0011)	IF3 (0100) MAR Mem, Read, Request, Mem MBR
0	0	X	X	X	IF2 (0011)	IF3 (0100) MBR IR
0	0	X	X	X	IF3 (0100)	IF3 (0100)
0	1	X	X	X	IF3 (0100)	OD (0101)
0	X	0	0	X	OD (0101)	LD0 (0110)
0	X	0	1	X	OD (0101)	ST0 (1001)
0	X	1	0	X	OD (0101)	AD0 (1011)
0	X	1	1	X	OD (0101)	BR0 (1110)

CS 150 - Spring 2001 - Controller Implementation - 7

## Moore Machine State Table

Reset Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
0	X	X	X	X	LD0 (0110)	LD1 (0111) IR MAR
0	1	X	X	X	LD1 (0111)	LD1 (0111) MAR Mem, Read, Request, Mem MBR
0	0	X	X	X	LD1 (0111)	LD2 (1000) MBR AC
0	X	X	X	X	LD2 (1000)	IF0 (0001)
0	X	X	X	X	ST0 (1001)	ST1 (1010) IR MAR, AC MBR
0	1	X	X	X	ST1 (1010)	ST1 (1010) MAR Mem, Write, Request, MBR Mem
0	0	X	X	X	ST1 (1010)	IF0 (0001)
0	X	X	X	X	AD0 (1011)	AD1 (1100) IR MAR
0	1	X	X	X	AD1 (1100)	AD1 (1100) MAR Mem, Read, Request, Mem MBR
0	0	X	X	X	AD1 (1100)	AD2 (1101) MBR + AC AC
0	X	X	X	X	AD2 (1101)	IF0 (0001)
0	X	X	X	0	BR0 (1110)	IF0 (0001)
0	X	X	X	1	BR0 (1110)	BR1 (1111)
0	X	X	X	X	BR1 (1111)	IF0 (0001) IR PC

CS 150 - Spring 2001 - Controller Implementation - 8

## Moore Machine State Transition Table

- Observations:
  - Extensive use of Don't Cares
  - Inputs used only in a small number of state e.g., AC<15> examined only in BR0 state IR<15:14> examined only in OD state
- Some outputs always asserted in a group
- ROM-based implementations cannot take advantage of don't cares
- However, ROM-based implementation can skip state assignment step

CS 150 - Spring 2001 - Controller Implementation - 9

## Moore Machine Implementation

```

i9          .i9
.o4         .o4
.ilb reset wait ir15 ir14 ac15 q3 q2 q1 q0 .ilb reset wait ir15 ir14 ac15 q3 q2 q1 q0
implementation style .ob p3 p2 p1 p0 .ob p3 p2 p1 p0
p26        p26
1--- 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
0--- 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001 0001
00-- 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010 0010
01-- 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011 0011
00-- 0011 0100 0011 0100 0011 0100 0011 0100 0011 0100 0011 0100 0011 0100 0011 0100
00-- 0100 0100 0011 0100 0100 0100 0011 0100 0100 0100 0011 0100 0100 0100 0011 0100
01-- 0100 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101
00- 0101 0110 0101 0110 0101 0110 0101 0110 0101 0110 0101 0110 0101 0110 0101 0110
0-01 0101 1001 0101 1001 0101 1001 0101 1001 0101 1001 0101 1001 0101 1001 0101 1001
0-10 0101 1011 0101 1011 0101 1011 0101 1011 0101 1011 0101 1011 0101 1011 0101 1011
0-11 0101 1110 0101 1110 0101 1110 0101 1110 0101 1110 0101 1110 0101 1110 0101 1110
0--- 0110 0111 0101 0111 0111 0111 0101 0111 0111 0111 0101 0111 0111 0111 0101 0111
00-- 0111 1000 0101 0111 1000 0111 1000 0101 0111 1000 0111 1000 0101 0111 1000 0111 1000
0--- 1000 0001 0001 1001 1010 0001 1000 0001 0001 1001 1010 0001 1000 0001 0001 1001 1010 0001
01-- 1010 1010 0001 1010 1010 0001 1010 1010 0001 1010 1010 0001 1010 1010 0001 1010 1010 0001
00-- 1010 0001 0001 1011 1100 0001 1010 0001 0001 1011 1100 0001 1010 0001 0001 1011 1100 0001
0--- 1100 1100 0001 1101 1100 0001 1100 1100 0001 1101 1100 0001 1100 1100 0001 1101 1100 0001
0--- 1101 0001 0001 1101 0001 0001 1101 0001 0001 1101 0001 0001 1101 0001 0001 1101 0001 0001
0-- 1110 1111 0001 1111 0001 0001 1110 1111 0001 1111 0001 0001 1110 1111 0001 1111 0001 0001
0--- 1111 0001 0001 1111 0001 0001 1111 0001 0001 1111 0001 0001 1111 0001 0001 1111 0001 0001
e
    
```

21 product terms  
Compare with 512 product terms in ROM implementation!

CS 150 - Spring 2001 - Controller Implementation - 10

## Moore Machine Implementation

NOVA assignment does better

NOVA State Assignment SUMMARY

onehot\_products = 22  
best\_products = 18  
best\_size = 414


18 product terms improves on 21!

states[0]:IF0 Best code: 0000  
states[1]:IF1 Best code: 1011  
states[2]:IF2 Best code: 1111  
states[3]:IF3 Best code: 1101  
states[4]:OD Best code: 0001  
states[5]:LD0 Best code: 0010  
states[6]:LD1 Best code: 0011  
states[7]:LD2 Best code: 0100  
states[8]:ST0 Best code: 0101  
states[9]:ST1 Best code: 0110  
states[10]:AD0 Best code: 0111  
states[11]:AD1 Best code: 1000  
states[12]:AD2 Best code: 1001  
states[13]:BR0 Best code: 1010  
states[14]:BR1 Best code: 1100  
states[15]:RES Best code: 1110

CS 150 - Spring 2001 - Controller Implementation - 11

## Synchronous Mealy Machines


- Standard Mealy Machine has asynchronous outputs
- These change in response to input changes, independent of clock
- Revise Mealy Machine design so outputs change only on clock edges
- One approach: non-overlapping clocks



CS 150 - Spring 2001 - Controller Implementation - 12

## Synchronous Mealy Machines


Case I: Synchronizers at Inputs and Outputs



CS 150 - Spring 2001 - Controller Implementation - 13

## Synchronous Mealy Machine


Case II: Synchronizers on Inputs



CS 150 - Spring 2001 - Controller Implementation - 14

## Synchronous Mealy Machines

Case III: Synchronized Outputs



CS 150 - Spring 2001 - Controller Implementation - 15

## Synchronous Mealy Machines

- Implications for Processor FSM Already Derived
- Consider inputs: Reset, Wait,  $IR\langle 15:14 \rangle$ ,  $AC\langle 15 \rangle$ 
  - Latter two already come from registers, and are sync'd to clock
  - Possible to load IR with new instruction in one state & perform multiway branch on opcode in next state
  - Best solution for Reset and Wait: synchronized inputs
    - » Place D flipflops between these external signals and the control inputs to the processor FSM
    - » Sync'd versions of Reset and Wait delayed by one clock cycle

CS 150 - Spring 2001 - Controller Implementation - 16

## Time State Divide and Conquer

- Overview
  - Classical Approach: Monolithic Implementations
  - Alternative "Divide & Conquer" Approach:
    - » Decompose FSM into several simpler communicating FSMs
    - » Time state FSM (e.g., IFetch, Decode, Execute)
    - » Instruction state FSM (e.g., LD, ST, ADD, BRN)
    - » Condition state FSM (e.g.,  $AC < 0$ ,  $AC \neq 0$ )

CS 150 - Spring 2001 - Controller Implementation - 17

## Time State (Divide & Conquer)


Time State FSM

Most instructions follow same basic sequence


Differ only in detailed execution sequence

Time State FSM can be parameterized by opcode and AC states

Instruction State:  
stored in  $IR\langle 15:14 \rangle$



Condition State:  
stored in  $AC\langle 15 \rangle$



CS 150 - Spring 2001 - Controller Implementation - 18

## Time State (Divide & Conquer)

### Generation of Microoperations

0 PC: Reset  
 PC + 1 PC: T0  
 PC MBR: T0  
 MAR Memory Address Bus:  $T2 + T6 \cdot (LD + ST + ADD)$   
 Memory Data Bus MBR:  $T2 + T6 \cdot (LD + ADD)$   
 MBR Memory Data Bus:  $T6 \cdot ST$   
 MBR IR: T4  
 MBR AC:  $T7 \cdot LD$   
 AC MBR:  $T5 \cdot ST$   
 AC + MBR AC:  $T7 \cdot ADD$   
 IR<13:0> MAR:  $T5 \cdot (LD + ST + ADD)$   
 IR<13:0> PC:  $T6 \cdot BRN$   
 1 Read/Write:  $T2 + T6 \cdot (LD + ADD)$   
 0 Read/Write:  $T6 \cdot ST$   
 1 Request:  $T2 + T6 \cdot (LD + ST + ADD)$


CS 150 - Spring 2001 - Controller Implementation - 19

## Jump Counter

### Concept

Implement FSM using MSI functionality: counters, mux, decoders

Pure jump counter: only one of four possible next states




Hybrid jump counter:

Multiple "Jump States" — function of current state + inputs

CS 150 - Spring 2001 - Controller Implementation - 20

## Jump Counters

### Pure Jump Counter



NOTE: No inputs to jump state logic


Logic blocks implemented via discrete logic, PALs/PLAs, ROMs

CS 150 - Spring 2001 - Controller Implementation - 21


## Jump Counters

### Problem with Pure Jump Counter

Difficult to implement multi-way branches



Logical State Diagram




Pure Jump Counter State Diagram

CS 150 - Spring 2001 - Controller Implementation - 22

## Jump Counters

### Hybrid Jump Counter




Load inputs are function of state and FSM inputs

CS 150 - Spring 2001 - Controller Implementation - 23

## Jump Counters

### Implementation Example

State assignment attempts to take advantage of sequential states



CS 150 - Spring 2001 - Controller Implementation - 24

## Jump Counters

Implementation Example, Continued

$$\text{CNT} = (s0 + s5 + s8 + s10) + \text{Wait} \cdot (s1 + s3) + \text{Wait} \cdot (s2 + s6 + s9 + s11)$$

$$\text{CNT} = \text{Wait} \cdot (s1 + s3) + \text{Wait} \cdot (s2 + s6 + s9 + s11)$$

$$\text{CLR} = \text{Reset} + s7 + s12 + s13 + (s9 \cdot \text{Wait})$$

$$\text{CLR} = \text{Reset} \cdot s7 \cdot s12 \cdot s13 \cdot (s9 + \text{Wait})$$

$$\text{LD} = s4$$


Contents of Jump State ROM

Address	Contents (Symbolic State)
00	0101 (LD)
01	1000 (STO)
10	1010 (ADO)
11	1101 (BR)

CS 150 - Spring 2001 - Controller Implementation - 25

## Jump Counters

Implementation Example, continued



CS 150 - Spring 2001 - Controller Implementation - 26


## Jump Counter

CLR, CNT, LD implemented via Mux Logic

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

Active Lo outputs: hi input inverted at the output  
Note that CNT is active hi on counter so invert MUX inputs!



CS 150 - Spring 2001 - Controller Implementation - 27

## Jump Counters

Microoperation implementation

- 0 PC = Reset
- PC + 1 PC = S0
- PC MAR = S0
- MAR Memory Address Bus = Wait\*(S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)
- Memory Data Bus MBR = Wait\*(S2 + S6 + S11)
- MBR Memory Data Bus = Wait\*(S8 + S9)
- MBR IR = Wait\*S3
- MBR AC = Wait\*S7
- AC MBR = IR15\*IR14\*S4
- AC + MBR AC = Wait\*S12
- IR<13:0> MAR = (IR15\*IR14 + IR15\*IR14 + IR15\*IR14)\*S4
- IR<13:0> PC = AC15\*S13
- 1 Read/Write = Wait\*(S1 + S2 + S5 + S6 + S11 + S12)
- 0 Read/Write = Wait\*(S8 + S9)
- 1 Request = Wait\*(S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)

Jump Counters: CNT, CLR, LD function of current state + Wait  
Why not store these as outputs of the Jump State ROM?  
Make Wait and Current State part of ROM address  
32 x as many words, 7 bit's wide

CS 150 - Spring 2001 - Controller Implementation - 28

## Branch Sequencers

Concept

Implement Next State Logic via ROM

Address ROM with current state and inputs

Problem: ROM doubles in size for each additional input

Note: Jump counter trades off ROM size vs. external logic  
Only jump states kept in ROM  
Even in hybrid approach, state + input subset form ROM address

Branch Sequencer: between the extremes


Next State stored in ROM  
Each state limited to small number of next states  
Always a power of 2

Observe: only a small set of inputs are examined in any state

CS 150 - Spring 2001 - Controller Implementation - 29

## Branch Sequencers

4 Way Branch Sequencer



Current State selects two inputs to form part of ROM address


These select one of four possible next states (and output sets)

Every state has exactly four possible next states

CS 150 - Spring 2001 - Controller Implementation - 30

## Branch Sequencer

### Processor CPU Design Example



Alpha, Beta multiplexer input setup

CS 150 - Spring 2001 - Controller Implementation - 31

## Example Processor FSM

ROM ADDRESS	ROM CONTENTS	
(Reset, Current State, a, b)	Next State	Register Transfer Operations
_RES 0 0000 X X	0001 (IF0)	PC MAR, PC + 1 PC
IF0 0 0001 0 0	0001 (IF0)	
0 0001 1 1	0010 (IF1)	MAR Mem, Read, Request
IF1 0 0010 0 0	0011 (IF2)	MAR Mem, Read, Request
0 0010 1 1	0010 (IF1)	Mem MBR
IF2 0 0011 0 0	0011 (IF2)	
0 0011 1 1	0100 (OD)	MBR IR
OD 0 0100 0 0	0101 (LDO)	IR MAR
0 0100 0 1	1000 (STO)	IR MAR, AC MBR
0 0100 1 0	1001 (AD0)	IR MAR
0 0100 1 1	1101 (BR0)	IR MAR


CS 150 - Spring 2001 - Controller Implementation - 32

## Example Processor FSM

ROM ADDRESS	ROM CONTENTS	
(Reset, Current State, a, b)	Next State	Register Transfer Operations
LDO 0 0101 X X	0110 (LD1)	MAR Mem, Read, Request
LD1 0 0110 0 0	0111 (LD2)	Mem MBR
0 0110 1 1	0110 (LD1)	MAR Mem, Read, Request
LD2 0 0111 X X	0000 (RES)	MBR AC
STO 0 1000 X X	1001 (ST1)	MAR Mem, Write, Request, MBR Mem
ST1 0 1001 0 0	0000 (RES)	
0 1001 1 1	1001 (ST1)	MAR Mem, Write, Request, MBR Mem
AD0 0 1010 X X	1011 (AD1)	MAR Mem, Read, Request
AD1 0 1011 0 0	1100 (AD2)	
0 1011 1 1	1011 (AD1)	MAR Mem, Read, Request
AD2 0 1100 X X	0000 (RES)	MBR + AC AC
BR0 0 1101 0 0	0000 (RES)	
0 1101 1 1	0000 (RES)	IR PC

CS 150 - Spring 2001 - Controller Implementation - 33

## Branch Sequencers



Input MUX controlled by encoded signals, not state  
 Much fewer inputs than unique states!  
 In example FSM, input MUX can be 2:1!

Adding length to ROM word saves on bits vs. doubling words  
 Vertical format:  $(14 + 4) \times 64 = 1152$  ROM bits  
 Horizontal format:  $(14 + 4 \times 4 + 2) \times 16 = 512$  ROM bits

CS 150 - Spring 2001 - Controller Implementation - 34

## Microprogramming

How to organize the control signals

Implement control signals by storing 1's and 0's in a ROM

*Horizontal vs. vertical microprogramming*

Horizontal: 1 ROM output for each control signal

Vertical: encoded control signals in ROM, decoded externally  
 some mutually exclusive signals can be combined  
 helps reduce ROM length

CS 150 - Spring 2001 - Controller Implementation - 35

## Microprogramming

Register Transfer/Microoperations

14 Register Transfer operations become 22 Microoperations:

PC	ABUS	ABUS	MAR
IR	ABUS	Data Bus	MBR
MBR	ABUS	MBR	MBR
MBUS	AC	MBR	MBUS
0	ALU A	0	PC
MBUS	ALU B	PC + 1	PC
ALU ADD		ABUS	PC
ALU PASS B			Read/Write
MAR	Address Bus	Request	
MBR	Data Bus	AC	RBUS
ABUS	IR	ALU Result	RBUS


CS 150 - Spring 2001 - Controller Implementation - 36

## Horizontal Microprogramming

### Horizontal Branch Sequencer

- Mux bits
- 4 x 4 Next State bits
- 22 Control operation bits

40 bits total



CS 150 - Spring 2001 - Controller Implementation - 37

## Horizontal Microprogramming

### Moore Processor ROM

Current State (Address)	α mux	β mux	A0	A1	A2	A3	PC → ABUS	IR → ABUS	MBR → ABUS	RBUS → AC	AC → ALU A	IRUS → ALU B	ALU ADD	ALU PASS B	MAR → Address Bus	MBR → Data Bus	ABUS → MAR	Data Bus → MBR	RBUS → MBUS	0 → PC	PC → PC	ABUS → PC	Read/Write Request	AC → RBUS	ALU Result → RBUS
RES (0000)	0	0	0001	0001	0001	0001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IF0 (0001)	0	0	0010	0010	0010	0010	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IF1 (0010)	0	0	0010	0010	0011	0011	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IF2 (0011)	0	0	0100	0100	0011	0011	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
IF3 (0100)	0	0	0100	0100	0101	0101	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OD (0101)	1	1	0110	1001	1011	1110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LD0 (0110)	0	0	0111	0111	0111	0111	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LD1 (0111)	0	0	1000	1000	0111	0111	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LD2 (1000)	0	0	0001	0001	0001	0001	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
ST0 (1001)	0	0	1010	1010	1010	1010	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ST1 (1010)	0	0	0001	0001	1010	1010	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0
AD0 (1011)	0	0	1100	1100	1100	1100	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
AD1 (1100)	0	0	1101	1101	1100	1100	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
AD2 (1101)	0	0	0001	0001	0001	0001	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
BR0 (1110)	0	1	0001	1111	0001	1111	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BR1 (1111)	0	0	0001	0001	0001	0001	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Alpha inputs: 0 = Wait, 1 = IR<15>  
Beta inputs: 0 = AC<15>, 1 = IR<14>

CS 150 - Spring 2001 - Controller Implementation - 38

## Horizontal Microprogramming

**Advantages:**  
most flexibility -- complete parallel access to datapath control points

**Disadvantages:**  
very long control words -- 100+ bits for real processors

NOTE: Not all microoperation combinations make sense!


**Output Encodings:**  
Group mutually exclusive signals  
Use external logic to decode

**Example:**  
0 PC, PC + 1 PC, ABUS PC mutually exclusive  
Save ROM bit with external 2:4 Decoder

CS 150 - Spring 2001 - Controller Implementation - 39

## Horizontal Microprogramming

### Partially Encoded Control Outputs



CS 150 - Spring 2001 - Controller Implementation - 40


## Vertical Microprogramming

More extensive encoding to reduce ROM word length

- Typically use multiple microword formats:
  - Horizontal microcode -- next state + control bits in same word
  - Separate formats for control outputs and "branch jumps"
  - may require several microwords in a sequence to implement same function as single horizontal word
- In the extreme, very much like assembly language programming

CS 150 - Spring 2001 - Controller Implementation - 41

## Vertical Microprogramming



CS 150 - Spring 2001 - Controller Implementation - 42

## Vertical Microprogramming

ROM ADDRESS	SYMBOLIC CONTENTS	BINARY CONTENTS
000000	RES RT PC MAR, PC+1 PC	0 001 011 100
000001	IFO RT MAR M, Read	0 100 000 101
000010	BJ Wait=0, IFO	1 000 000 001
000011	IF1 RT MAR M, MBR, Read	0 100 100 101
000100	BJ Wait=1, IF1	1 001 000 011
000101	IF2 RT MBR IR	0 011 010 000
000110	BJ Wait=0, IF2	1 000 000 101
000111	RT IR MAR	0 010 011 000
001000	OD BJ IR<15>:1, OD1	1 101 010 101
001001	BJ IR<14>:1, ST0	1 111 010 000
001010	LD0 RT MAR M, Read	0 100 000 101
001011	LD1 RT MAR M, MBR, Read	0 100 100 101
001100	BJ Wait=1, LD1	1 001 001 011
001101	LD2 RT MBR AC	0 110 001 010
001110	BJ Wait=0, RES	1 000 000 000
001111	BJ Wait=1, RES	1 001 000 000

CS 150 - Spring 2001 - Controller Implementation - 43

## Vertical Microprogramming


ROM ADDRESS	SYMBOLIC CONTENTS	BINARY CONTENTS
010000	STO RT AC MBR	0 101 101 000
010001	RT MAR M, MBR M, Write	0 100 111 110
010010	ST1 RT MAR M, MBR M, Write	0 100 111 110
010011	BJ Wait=0, RES	1 000 000 000
010100	BJ Wait=1, ST1	1 001 010 010
010101	OD1 BJ IR<14>:1, BRO	1 111 011 101
010110	AD0 RT MAR M, Read	0 100 000 101
010111	AD1 RT MAR M, MBR, Read	0 100 100 101
011000	BJ Wait=1, AD1	1 001 010 111
011001	AD2 RT AC+MBR AC	0 110 001 001
011010	BJ Wait=0, RES	1 000 000 000
011011	BJ Wait=1, RES	1 000 000 000
011100	BRO BJ AC<15>:0, RES	1 010 000 000
011101	RT IR PC	0 010 110 000
011110	BJ AC<15>:1, RES	1 011 000 000

31 words x 10 ROM bits = 310 bits total versus 16 x 38 = 608 bits horizontal

CS 150 - Spring 2001 - Controller Implementation - 44

## Vertical Programming


Controller Block Diagram



CS 150 - Spring 2001 - Controller Implementation - 45

## Vertical Microprogramming

Condition Logic



CS 150 - Spring 2001 - Controller Implementation - 46

## Vertical Microprogramming

- Writeable Control Store
  - Part of control store addresses map into RAM
    - » Allows assembly language programmer to implement own instructions
    - » Extend "native" instruction set with application specific instructions
    - » Requires considerable sophistication to write microcode
    - » Not a popular approach with today's processors
  - Make the native instruction set simple and fast
  - Write "higher level" functions as assembly language sequences

CS 150 - Spring 2001 - Controller Implementation - 47

## Controller Implementation Summary

- Control Unit Organization
  - Register transfer operation
  - Classical Moore and Mealy machines
  - Time State Approach
  - Jump Counter
  - Branch Sequencers
  - Horizontal and Vertical Microprogramming

CS 150 - Spring 2001 - Controller Implementation - 48