# EECS150 - Digital Design Lecture 2 - Combinational Logic Review and FPGAs 

January 19, 2012

John Wawrzynek
Electrical Engineering and Computer Sciences
University of California, Berkeley
http://www-inst.eecs.berkeley.edu/~cs150

## General Model for Synchronous Systems



- All synchronous digital systems fit this model:
- Collections of combinational logic blocks and state elements connected by signal wires. These form a directed graph with only two types of nodes [although the graph need not be bi-partite.]
- Instead of simple registers, sometimes the state elements are large memory blocks.


## Outline

- Review of three representations for combinational logic: truth tables, gate diagrams, algebraic equations
- Laws of Boolean Algebra
- Canonical Forms
- Boolean Simplification
- multi-level logic
- NAND/NOR Networks
- Field Programmable Gate Arrays (FPGAs)

Introduction

## Combinational Logic (CL) Defined


$y_{i}=f_{i}(x 0, \ldots, x n-1)$, where $x, y$ are $\{0,1\}$.
$Y$ is a function of only $X$.

- If we change $X, Y$ will change immediately (well almost!).
- There is an implementation dependent delay from $X$ to $Y$.


## CL Block Example \#1



## Boolean Equation:

$$
\begin{aligned}
y_{0}= & {\left[x_{0} \operatorname{AND} \operatorname{not}\left[x_{1}\right]\right] } \\
& O R\left[\operatorname{not}\left[x_{0}\right] \operatorname{AND} x_{1}\right] \\
y_{0}= & x_{0} x_{1}{ }^{\prime}+x_{0}{ }^{\prime} x_{1}
\end{aligned}
$$

Truth Table Description:

## Gate Representation:



How would we prove that all three representations are equivalent?

## Boolean Algebra/Logic Circuits

- Why are they called "logic circuits"?
- Logic: The study of the principles of reasoning.
- The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra.
- His variables took on TRUE, FALSE
- Later Claude Shannon (father of information theory) showed (in his Master's thesis!) how to map Boolean Algebra to digital circuits:

- Primitive functions of Boolean Algebra:



## Relationship Among Representations

* Theorem: Any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using AND, OR, NOT.


How do we convert from one to the other?

## CL Block Example \#2

- 4-bit adder:


$$
R=A+B
$$

$$
c \text { is carry out }
$$

- Truth Table Representation:

| 0 | 0 | 0 | $\square$ | $\square$ | 0 | 0 | $\square$ | 0 | 0 | $\square$ | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ | 0 | 0 | 0 | $\square$ | 0 | $\square$ | 1 | 0 | $\square$ | $\square$ | 1 | 1 |
| $\square$ | 0 | 0 | $\square$ | $\square$ | 0 | 1 | $\square$ | $\square$ | 0 | 1 | - | - |
| $\square$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\square$ | 0 | 1 | 1 | - |
| $\square$ | 0 | 0 | 0 | 0 | 1 | $\square$ | 0 | $\square$ | 1 | $\square$ | 0 | 1 |

$\square \quad \square \quad \square \quad 1 \quad 1 \begin{array}{llll}\square & 1 & 1 & 1\end{array}$
In general: $2^{\mathrm{n}}$ rows for n inputs.
In general. 2 rows for n inputs. 256 rows!
Is there a more efficient (compact) way to specify this function?

## 4-bit Adder Example

- Motivate the adder circuit design by hand addition:
+ b3 beiblibo

$$
\begin{aligned}
& \text { a3 az a1 al! } \\
& \text { + b3 be b1:ba! } \\
& \text { c r3 re r1 ro }
\end{aligned}
$$

- Add a0 and bO as follows:

| $a$ | $b$ | $r$ | $c$ | carry to |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | next stage |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 1 |  |
| $r=a$ XOR $b=a \oplus b$ |  |  |  |  |
| $c=a$ AND $b=a b$ |  |  |  |  |

- Add a1 and b1 as follows:

| $c i$ | $a$ | $b$ | $r$ | $c o$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$
\mathrm{r}=\mathrm{a} \oplus \mathrm{~b} \oplus \mathrm{c}_{\mathrm{i}}
$$

$$
c o=a b+a c_{i}+b c_{i}
$$

## 4-bit Adder Example

- In general:

$$
\begin{aligned}
& r_{i}=a_{i} \oplus b_{i} \oplus c_{\text {in }} \\
& c_{\text {out }}=a_{i} c_{i n}+a_{i} b_{i}+b_{i} c_{\text {in }}=c_{i n}\left(a_{i}+b_{i}\right)+a_{i} b_{i}
\end{aligned}
$$



- Now, the 4-bit adder:
"Full adder cell"

"ripple" adder


## 4-bit Adder Example

- Graphical Representation of FAcell
$r_{i}=a_{i} \oplus b_{i} \oplus c_{\text {in }}$
$c_{\text {out }}=a_{i} c_{\text {in }}+a_{i} b_{i}+b_{i} c_{\text {in }}$

- Alternative Implementation (with 2-input gates):

$$
\begin{aligned}
& r_{i}=\left[a_{i} \oplus b_{i}\right] \oplus c_{\text {in }} \\
& c_{\text {out }}=c_{\text {in }}\left[a_{i}+b_{i}\right]+a_{i} b_{i}
\end{aligned}
$$



## Boolean Algebra

## Defined as:

Set of elements $B$, binary operators $\{+, \bullet\}$, unary operation $\left\{{ }^{\prime}\right\}$, such that the following axioms hold :

1. $B$ contains at least two elements $a, b$ such that $a \neq b$.
2. Closure : $a, b$ in $B$, $a+b$ in $B, a \bullet b$ in $B, a^{\prime}$ in $B$.
3. Communitive laws:

$$
a+b=b+a, \quad a \bullet b=b \bullet a
$$

4. Identities: 0,1 in $B$

$$
a+0=a, a \cdot 1=a .
$$

5. Distributive laws :

$$
a+(b \bullet c)=(a+b) \bullet(a+c), a \bullet(b+c)=a \bullet b+a \bullet c
$$

6. Complement:

$$
a+a^{\prime}=1, a \bullet a^{\prime}=0
$$

## Logic Functions

$$
B=\{0,1\},+=\mathrm{OR}, \bullet=\mathrm{AND},^{\prime}=\mathrm{NOT}
$$

is a valid Boolean Algebra.


| 00 | 0 |
| :--- | :--- |
| 01 | 1 |
| 10 | 1 |
| 11 | 1 |


$00 \mid 0$ 010 100
111
$-\infty$

| 0 | 1 |
| :--- | :--- |
| 1 | 0 |

## Do the axioms hold?

- Ex: communitive law: $a+b=b+a$ ?


## Some Laws of Boolean Algebra

Duality: A dual of a Boolean expression is derived by interchanging $O R$ and AND operations, and Os and 1s (literals are left unchanged).

$$
\left\{F\left(x_{1}, x_{2}, \ldots, x_{n}, 0,1,+, \bullet \bullet\right)\right\}^{D}=\left\{F\left(x_{1}, x_{2}, \ldots, x_{n}, 1,0, \bullet,+\right)\right\}
$$

Any law that is true for an expression is also true for its dual.
Operations with 0 and 1:

1. $x+0=x \quad x * 1=x$
2. $x+1=1 \quad x * 0=0$

Idempotent Law:
3. $x+x=x \quad x \quad x=x$

Involution Law:
4. $\left[x^{\prime}\right]^{\prime}=x$

Laws of Complementarity:
5. $x+x^{\prime}=1 \quad x \quad x^{\prime}=0$

Commutative Law:
6. $x+y=y+x \quad x y=y x$

## Laws of Boolean Algebra [cont.]

Associative Laws:

$$
(x+y)+z=x+(y+z) \quad x y z=x(y z)
$$

Distributive Laws:

$$
x(y+z)=(x y)+(x z) \quad x+(y z)=(x+y)(x+z)
$$

"Simplification" Theorems:

$$
\begin{aligned}
& x y+x y^{\prime}=x \\
& x+x y=x
\end{aligned}
$$

$$
(x+y)\left(x+y^{\prime}\right)=x
$$

$$
x(x+y)=x
$$

DeMorgan's Law:

$$
(x+y+z+\ldots)^{\prime}=x^{\prime} y^{\prime} z^{\prime} \quad(x y z \ldots)^{\prime}=x^{\prime}+y^{\prime}+z^{\prime}
$$

## Theorem for Multiplying and Factoring:

Consensus Theorem:

## Proving Theorems via axioms of Boolean Algebra

Ex: prove the theorem: $x y+x y^{\prime}=x$

$$
x y+x y^{\prime}=x\left(y+y^{\prime}\right) \text { distributive law }
$$

$x\left(y+y^{\prime}\right)=x(1) \quad$ complementary law
$x(1)=x$ identity

Ex: prove the theorem: $x+x y=x$
$x+x y=x 1+x y$ identity
$x 1+x y=x(1+y)$ distributive law
$x(1+y)=x(1) \quad$ identity
$x(1)=x \quad$ identity

## DeMorgan's Law



## Relationship Among Representations

* Theorem: Any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using AND, OR, NOT.


How do we convert from one to the other?

## Canonical Forms

- Standard form for a Boolean expression - unique algebraic expression directly from a true table (TT) description.
- Two Types:
* Sum of Products [SOP]
* Product of Sums (POS)
- Sum of Products [disjunctive normal form, minterm expansion).

Example:

| minterms | abc | $\mathrm{f}^{\prime}$ |
| :---: | :---: | :---: |
| $\mathrm{a}^{\prime} \mathrm{b}^{\prime} \mathrm{c}^{\prime}$ | 000 | 01 |
| a'b'c | 001 | 01 |
| a'bc' | 010 | 01 |
| a'bc | 011 | 10 |
| ab'c' | 100 | 10 |
| ab'c | 101 | 10 |
| abc' | 110 | 10 |
| abc | 111 | 10 |

One product [and] term for each 1 in $f$ :

$$
\begin{aligned}
& f=a '^{\prime} c+a b b^{\prime}+\operatorname{ab} c^{\prime}+a b c^{\prime}+a b c \\
& f^{\prime}=a^{\prime} b^{\prime} c^{\prime}+a^{\prime} b^{\prime} c+a^{\prime} b c^{\prime}
\end{aligned}
$$

## Canonical Forms

- Product of Sums [conjunctive normal form, maxterm expansion]. Example:

| maxterms | abc ff f' |  |
| :---: | :---: | :---: |
| $a+b+c$ | 00001 |  |
| $a+b+c$ ' | 00101 |  |
| $a+b^{\prime}+c$ | 01001 |  |
| $a+b^{\prime}+c^{\prime}$ | 01110 |  |
| $\mathrm{a}^{\prime}+\mathrm{b}+\mathrm{c}$ | 10010 | One sum (or) term for each 0 in $f$ : |
| $\mathrm{a}^{\prime}+\mathrm{b}+\mathrm{c}^{\prime}$ | 10110 |  |
| $a^{\prime}+b^{\prime}+c$ | 11010 | $f=(a+b+c)\left(a+b+c^{\prime}\right)\left(a+b^{\prime}+c\right)$ |
| $a^{\prime}+b^{\prime}+c^{\prime}$ | 11110 | $f^{\prime}=\left(a+b^{\prime}+c^{\prime}\right)\left(a^{\prime}+b+c\right)\left(a^{\prime}+b+c^{\prime}\right)$ |
|  |  | $\left(a^{\prime}+b^{\prime}+c\right)\left(a+b+c^{\prime}\right)$ |

Mapping from SOP to POS (or POS to SOP): Derive truth table then proceed.

## Algebraic Simplification Example

## Ex: full adder (FA) carry out function (in canonical form): <br> Cout $=a^{\prime} b c+a b^{\prime} c+a b c^{\prime}+a b c$

## Algebraic Simplification

$$
\begin{aligned}
\text { Cout } & =a^{\prime} b c+a b^{\prime} c+a b c^{\prime}+a b c \\
& =a^{\prime} b c+a b^{\prime} c+a b c^{\prime}+a b c+a b c \\
& =a^{\prime} b c+a b c+a b^{\prime} c+a b c^{\prime}+a b c \\
& =\left[a^{\prime}+a\right] b c+a b^{\prime} c+a b c^{\prime}+a b c \\
& =[1] b c+a b^{\prime} c+a b c^{\prime}+a b c \\
& =b c+a b^{\prime} c+a b c^{\prime}+a b c+a b c \\
& =b c+a b^{\prime} c+a b c+a b c^{\prime}+a b c \\
& =b c+a\left[b b^{\prime}+b\right] c+a b c^{\prime}+a b c \\
& =b c+a[1] c+a b c^{\prime}+a b c \\
& =b c+a c+a b\left[c^{\prime}+c\right] \\
& =b c+a c+a b[1] \\
& =b c+a c+a b
\end{aligned}
$$

## Multi-level Combinational Logic

- Example: reduced sum-of-products form $x=a d f+a e f+b d f+b e f+c d f+c e f+g$
- Implementation in 2-levels with gates:
cost: 17 -input OR, 6 3-input AND

$$
\text { => } 50 \text { transistors }
$$


delay: 3-input AND gate delay + 7-input OR gate delay

- Factored form:
$x=(a+b+c)(d+e) f+g$
cost: 13 -input OR, 2 2-input OR, 13 -input AND => 20 transistors
delay: 3-input $O R+3$-input AND + 2-input $O R$


Footnote: NAND would be used in place of all ANDs and ORs.
Which is faster?
In general: Using multiple levels (more than 2) will reduce the cost. Sometimes also delay. Sometimes a tradeoff between cost and delay.

## Multi-level Combinational Logic

Another Example: $F=a b c+a b d+a^{\prime} c^{\prime} d^{\prime}+b^{\prime} c^{\prime} d^{\prime}$


$$
\text { let } x=a b y=c+d
$$



$$
f=x y+x^{\prime} y^{\prime}
$$

No convenient hand methods exist for multi-level logic simplification:
a) CAD Tools use sophisticated algorithms and heuristics
b) Humans and tools often exploit some special structure (example adder)

## EXOR Function

Parity, addition mod 2

$$
x \oplus y=x^{\prime} y+x y^{\prime}
$$

|  | xor | xno |
| :---: | :---: | :---: |
| 00 | 0 | 1 |
| 01 | 1 | 0 |
| 10 | 1 | 0 |
| 11 | 0 | 1 |




Another approach: ${ }_{x}$


## Project platform: Xilinx ML505-110



## FPGA: Xilinx Virtex-5 XC5VLX110T



## From die to PC board ...



## FPGA Overview

- Basic idea: two-dimensional array of logic blocks and flip-flops with a means for the user to configure [program):

1. the interconnection between the logic blocks,

2 . the function of each block.


Simplified version of FPGA internal architecture:

## Why are FPGAs Interesting?

- Technical viewpoint:
- For hardware/system-designers, like ASICs only better! "Tape-out" new design every few minutes/hours.
- Does the "reconfigurability" or "reprogrammability" offer other advantages over fixed logic?
- Dynamic reconfiguration? In-field reprogramming? Self-modifying hardware, evolvable hardware?


## Why are FPGAs Interesting?

- Staggering logic capacity growth [10000x]:

| Year Introduced | Device | Logic Cells | "logic gate <br> equivalents" |
| :--- | :--- | :--- | :--- |
| 1985 | XC2064 | 128 | 1024 |
| 2011 | XC7V2000T | $1,954,560$ | $15,636,480$ |

- FPGAs have tracked Moore's Law better than any other programmable device.


## Why are FPGAs Interesting?

- Logic capacity now only part of the story: on-chip RAM, high-speed I/Os, "hard" function blocks, ...
- Modern FPGAs are "reconfigurable systems"


But, the heterogeneity erodes the "purity" argument. Mapping is more difficult.
Introduces uncertainty in efficiency of solution.

## FPGAs are in widespread use

Far more designs are implemented in FPGA than in custom chips.

(200 ${ }^{2}$


Military/Aerospace_ Automotive


## User Programmability

- Latch-based (Xilinx, Altera, ...)

+ reconfigurable
- volatile
- relatively large.
- Latches are used to:

1. control a switch to make or break cross-point connections in the interconnect
2. define the function of the logic blocks
3. set user options:

- within the logic blocks
- in the input/output blocks
- global reset/clock
- "Configuration bit stream" is loaded under user control


## Background (review) for upcoming

- A MUX or multiplexor is a combinational logic circuit that chooses between $2^{N}$ inputs under the control of N control signals.

- A latch is a 1-bit memory (similar to a flip-flop).


## Idealized FPGA Logic Block



- 4-input look up table [LUT]
- implements combinational logic functions
- Register
- optionally stores output of LUT


## 4-LUT Implementation

n-bit LUT is implemented as a $2^{n} \times 1$ memory:


Latches programmed as part of configuration bit-stream

## LUT as general logic gate

- An n-lut as a direct implementation of a function truth-table.
- Each latch location holds the value of the function corresponding to one input combination.


Implements any function of 2 inputs.
How many of these are there?
How many functions of n inputs?

Example: 4-lut
INPUTS


0001
0010
0011
0011
0100
0101
0110
0111 1000
1001
1010
1011
1100
1101
1110
1111

## FPGA Generic Design Flow

- Design Entry:
- Create your design files using:
- schematic editor or

- HDL (hardware description languages: Verilog, VHDL)
- Design Implementation:
- Logic synthesis (in case of using HDL entry) followed by,
- Partition, place, and route to create configuration bit-stream file
- Design verification:
- Optionally use simulator to check function,
- Load design onto FPGA device (cable connects PC to development board), optional "logic scope" on FPGA
- check operation at full speed in real environment.


## Example Partition, Placement, and Route

- Idealized FPGA structure:

- Example Circuit:
- collection of gates and flip-flops


Circuit combinational logic must be "covered" by 4-input 1-output LUTs.
Flip-flops from circuit must map to FPGA flip-flops.
(Best to preserve "closeness" to CL to minimize wiring.)
Best placement in general attempts to minimize wiring.
Vdd, GND, clock, and global resets are all "prewired".

## Example Partition, Placement, and Route



Two partitions. Each has single output, no more than 4 inputs, and no more than 1 flip-flop. In this case, inverter goes in both partitions.

Note: the partition can be arbitrarily large as long as it has not more than 4 inputs and 1 output, and no more than 1 flip-flop.

## Xilinx FPGAs [interconnect detail)




## Configurable Logic Blocks (CLBs)

Slices define regular connections to the switching fabric, and to slices in CLBs above and below it on the die.


The LX110T has 17,280 slices.

## $X-Y$ naming convention for slices

X0, X2, ... are lower CLB slices.
$\mathrm{X} 1, \mathrm{X} 3, \ldots$ are upper CLB slices.
Y0, Y1, ... are CLB column positions.


Lower-lef中scomneriof the die.

## Atoms: 5-input Look Up Tables (LUTs)

|  | $A 2$   <br> $A 3$   <br> $A 4$ LUT5  <br> A5   <br> $A 6$   |
| :--- | :--- | :--- |


| $A[6: 2]$ | $D$ |
| :---: | :---: |
| 00000 | 1 |
| 00001 | 0 |
| 00010 | 1 |


| $\vdots$ |  |
| :---: | :---: |
|  |  |
|  |  |
| 11101 | 0 |
| 11110 | 0 |
| 11111 | 1 |



Computes any 5input logic function.

Timing is independent of function.

Latches set during configurationd dea $^{46}$

## Virtex-5 6-LUTs: Composition of 5-LUTs

May be used


Figure 3: Block Diagram of a Virtex-5 6-Input LUT
as one
6-input LUT (D6 out) ...
... or as two 5-input LUTS (D6 and D5)

Combinational
logic
(post configuration)

## The simplest view of a slice




## Or one 8-LUTs per slice ...



## Third multiplexer(F8MUX) <br> Third input (BX)

## Configuring the "n" of an n-LUT ...

## Extra muxes to chose LUT option ...



From eight 5-LUTs
... to one 8-LUT.
Combinational or registered outs.

Flip-flops unused by
LUTs can be used standalone.


The carry-chain block also useful for speeding up other adder oc.ogs板uctures and countres.

## Putting it all together ... a SLICEL.



## Recall: 5-LUT architecture ...

| $-A 2$ |  |  |
| :--- | :--- | :--- |
| A3 |  |  |
| A4 | LUT5 | $D$ |
| $A 5$ |  |  |
| $A 6$ |  |  |


| $A[6: 2]$ | $D$ |
| :---: | :---: |
| 00000 | 1 |
| 00001 | 0 |
| 00010 | 1 |


| $\vdots$ |  |
| :---: | :---: |
|  |  |
| 11101 | 0 |
| 11110 | 0 |
| 11111 | 1 |

Spring 2012


About 50\% of the 17,280 slices in an LX110T are SLICELs.

The other slices are SLICEMs, and have extra features. .rgeg $^{53}$
The previous slides explain all SLICEL features. are SLICEMs,
v 32 Latches. Configured to 1 or 0 .

Some parts of a logic design need many state elements.

SLICEMs replace normal 5-LUTs with circuits that can act like 5-LUTs, but can alternatively use the 32 latches as RAM, ROM, shift registers.

## Virtex-5 DSP48E Slice


*These signals are dedicated routing paths internal to the DSP48E column. They are not accessible via fabric routing resources.
Efficient implementation of LX110T has 64 in a multiply, add, bit-wise logical. single column.

Spring 2012

EECS150-LecO2-logic-FPGA
Page 55

Table 1: Virtex-5 FPGA Family Members

| Device | Configurable Logic Blocks (CLBs) |  |  | $\begin{aligned} & \text { DSP48E } \\ & \text { Slices } \end{aligned}$ | Block RAM Blocks |  |  | CMTs ${ }^{(4)}$ | PowerPC Processor Blocks | Endpoint Blocks for PCl Express | Ethernet MACs ${ }^{(5)}$ | Max RocketIO Transceivers(6) |  | Total I/O Banks ${ }^{(8)}$ | Max User VO ${ }^{(7)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Array } \\ \text { (Row x Col) } \end{gathered}$ | Virtex-5 <br> Slices ${ }^{(1)}$ | $\begin{aligned} & \text { Max } \\ & \text { Distributed } \\ & \text { RAM (Kb) } \end{aligned}$ |  | $18 \mathrm{~Kb}{ }^{(3)}$ | 36 Kb | $\begin{aligned} & \operatorname{Max} \\ & (\mathrm{Kb}) \end{aligned}$ |  |  |  |  | GTP | GTX |  |  |
| XC5VLX30 | $80 \times 30$ | 4,800 | 320 | 32 | 64 | 32 | 1,152 | 2 | N/A | N/A | N/A | N/A | N/A | 13 | 400 |
| XC5VLX50 | $120 \times 30$ | 7,200 | 480 | 48 | 96 | 48 | 1,728 | 6 | N/A | N/A | N/A | N/A | N/A | 17 | 560 |
| XC5VLX85 | $120 \times 54$ | 12,960 | 840 | 48 | 192 | 96 | 3,456 | 6 | N/A | N/A | N/A | N/A | N/A | 17 | 560 |
| XC5VLX110 | $160 \times 54$ | 17,280 | 1,120 | 64 | 256 | 128 | 4,608 | 6 | N/A | N/A | N/A | N/A | N/A | 23 | 800 |
| XC5VLX155 | $160 \times 76$ | 24,320 | 1,640 | 128 | 384 | 192 | 6,912 | 6 | N/A | N/A | N/A | N/A | N/A | 23 | 800 |
| XC5VLX220 | $160 \times 108$ | 34,560 | 2,280 | 128 | 384 | 192 | 6,912 | 6 | N/A | N/A | N/A | N/A | N/A | 23 | 800 |
| XC5VLX330 | $240 \times 108$ | 51,840 | 3,420 | 192 | 576 | 288 | 10,368 | 6 | N/A | N/A | N/A | N/A | N/A | 33 | 1,200 |
| XC5VLX20T | $60 \times 26$ | 3,120 | 210 | 24 | 52 | 26 | 936 | 1 | N/A | 1 | 2 | 4 | N/A | 7 | 172 |
| XC5VLX30T | $80 \times 30$ | 4,800 | 320 | 32 | 72 | 36 | 1,296 | 2 | N/A | 1 | 4 | 8 | N/A | 12 | 360 |
| XC5VLX50T | $120 \times 30$ | 7,200 | 480 | 48 | 120 | 60 | 2,160 | 6 | N/A | 1 | 4 | 12 | N/A | 15 | 480 |
| XC5VLX85T | $120 \times 54$ | 12,960 | 840 | 48 | 216 | 108 | 3,888 | 6 | N/A | 1 | 4 | 12 | N/A | 15 | 480 |
| XC5VLX110T | $160 \times 54$ | 17,280 | 1,120 | 64 | 296 | 148 | 5,328 | 6 | N/A | 1 | 4 | 16 | N/A | 20 | 680 |
| XC5VLX155T | $160 \times 76$ | 24,320 | 1,640 | 128 | 424 | 212 | 7,632 | 6 | N/A | 1 | 4 | 16 | N/A | 20 | 680 |
| XC5VLX220T | $160 \times 108$ | 34,560 | 2,280 | 128 | 424 | 212 | 7,632 | 6 | N/A | 1 | 4 | 16 | N/A | 20 | 680 |
| XC5VLX330T | $240 \times 108$ | 51,840 | 3,420 | 192 | 648 | 324 | 11,664 | 6 | N/A | 1 | 4 | 24 | N/A | 27 | 960 |
| XC5VSX35T | $80 \times 34$ | 5,440 | 520 | 192 | 168 | 84 | 3,024 | 2 | N/A | 1 | 4 | 8 | N/A | 12 | 360 |
| XC5VSX50T | $120 \times 34$ | 8,160 | 780 | 288 | 264 | 132 | 4,752 | 6 | N/A | 1 | 4 | 12 | N/A | 15 | 480 |
| XC5VSX95T | $160 \times 46$ | 14,720 | 1,520 | 640 | 488 | 244 | 8,784 | 6 | N/A | 1 | 4 | 16 | N/A | 19 | 640 |
| XC5VSX240T | $240 \times 78$ | 37,440 | 4,200 | 1,056 | 1,032 | 516 | 18,576 | 6 | N/A | 1 | 4 | 24 | N/A | 27 | 960 |
| XC5VTX150T | $200 \times 58$ | 23,200 | 1,500 | 80 | 456 | 228 | 8,208 | 6 | N/A | 1 | 4 | N/A | 40 | 20 | 680 |
| XC5VTX240T | $240 \times 78$ | 37,440 | 2,400 | 96 | 648 | 324 | 11,664 | 6 | N/A | 1 | 4 | N/A | 48 | 20 | 680 |
| XC5VFX30T | $80 \times 38$ | 5,120 | 380 | 64 | 136 | 68 | 2,448 | 2 | 1 | 1 | 4 | N/A | 8 | 12 | 360 |
| XC5VFX70T | $160 \times 38$ | 11,200 | 820 | 128 | 296 | 148 | 5,328 | 6 | 1 | 3 | 4 | N/A | 16 | 19 | 640 |
| XC5VFX100T | $160 \times 56$ | 16,000 | 1,240 | 256 | 456 | 228 | 8,208 | 6 | 2 | 3 | 4 | N/A | 16 | 20 | 680 |
| XC5VFX130T | $200 \times 56$ | 20,480 | 1,580 | 320 | 596 | 298 | 10,728 | 6 | 2 | 3 | 6 | N/A | 20 | 24 | 84056 |
| XC5VFX200T | $240 \times 68$ | 30,720 | 2,280 | 384 | 912 | 456 | 16,416 | 6 | 2 | 4 | 8 | N/A | 24 | 27 | 960 |



