
EECS150 - Digital Design

Lecture 14 - Circuit Timing (2)

March 1, 2012 John Wawrzynek

In General ...




For correct operation:

$$T \ge \tau_{Clk \to Q} + \tau_{CL} + \tau_{setup}$$
 for all paths.


- How do we enumerate all paths?
 - Any circuit input or register output to any register input or circuit output?
- Note:
 - "setup time" for outputs is a function of what it connects to.
 - "clk-to-q" for circuit inputs depends on where it comes from.


Clock Skew



- Unequal delay in distribution of the clock signal to various parts of a circuit:
 - if not accounted for, can lead to erroneous behavior.
 - Comes about because:
 - clock wires have delay,
 - circuit is designed with a different number of clock buffers from the clock source to the various clock loads, or
 - · buffers have unequal delay.
 - All synchronous circuits experience some clock skew:
 - more of an issue for high-performance designs operating with very little extra time per clock cycle.


CLK Clock Skew (cont.)






- If clock period $T = T_{CL} + T_{setup} + T_{clk \rightarrow Q}$, circuit will fail.
- · Therefore:
 - 1. Control clock skew
 - a) Careful clock distribution. Equalize path delay from clock source to all clock loads by controlling wires delay and buffer delay.
 - b) don't "gate" clocks in a non-uniform way.
 - 2. $T \ge T_{CL} + T_{\text{setup}} + T_{\text{clk} \to Q} + \text{worst case skew}$.
- Most modern large high-performance chips (microprocessors)
 control end to end clock skew to a small fraction of the clock period.


Clock Skew (cont.)







- Note reversed buffer.
- In this case, clock skew actually provides extra time (adds to the effective clock period).
- This effect has been used to help run circuits as higher clock rates. Risky business!


Real Stuff: Floorplanning Intel XScale 80200












Timing in Xilinx Designs



From earlier lecture: Virtex-5 slice



6-LUT delay is 0.9 ns


1.1 GHz toggle speed

128 x 32b LUT RAM access time is 1.1 ns

0.909 GHz toggle speed

But yet ...


Xilinx CPU runs at 201 MHz ... 4.5x slower




- Better use of new LUTs
 - 1269 LUT4s in Virtex-4, MB 4.0
 - 1400 LUT6s in Virtex-5, MB 5.0
- from 3 stage -> 5 stage pipeline
- new processor: from 0.92 DMips/MHz to 1.14 DMips/MHz
- 180MHz -> 201 MHz
- 166 -> 230 Dhrystone Mips

Major delay source: Interconnect


Slices define regular connections to the switching fabric, and to slices in CLBs above and below it on the die.






Simplified model of interconnect ...

Wires are slow because (1) each green dot is a transistor switch (2) path may not be shortest length (3) all wires are too long!



Pelay in FPGA designs are particularly layout sensitive. Placement and routing tools spend most of there cycles in timing optimization. When Xilinx designs FPGA chips, wiring channels are optimized for (2) & (3).


What are the green dots?




One flip-flop and a pass gate for each switch point. In order to have enough wires in the channels to wire up CLBs for most circuits, we need a lot of switch points! Thus, "80%+ of FPGA is for wiring".

More realistic Virtex-5 model ...


1-hop wires to nearest neighbors






	Virtex-5
1st Ring	665 ps
2nd Ring	723 ps

WP245_04_050106



Timing for small building blocks ...

	Virtex-4 FPGA	Virtex-5 FPGA
6-Input Function ⁽¹⁾	1.1 ns	0.9 ns
Adder, 64-bit	3.5 ns	2.5 ns
Ternary Adder, 64-bit	4.3 ns	3.0 ns
Barrel Shifter, 32-bit	3.9 ns	2.8 ns
Magnitude Comparator, 48-bit	2.4 ns	1.8 ns
LUT RAM, 128 x 32-bit	1.4 ns	1.1 ns




Clock circuits live in center column.


32 global clock wires go down the red column.

Any 10 may be sent to a clock region.

Also, 4 regional clocks (restricted functionality).





Clocks have dedicated wires (low skew)



From: Xilinx Spartan 3 data sheet. Virtex is similar. Die photo: Xilinx Virtex

Gold wires are the clock tree.





Summary - what you need to know

- 1. **Performance** is directly related to clock frequency. Usually higher clock frequency results in higher performance (more ops/sec).
- 2. Max clock frequency is determined by the worst case path (the "critical path").
- 3. To first order the **delay of a path** is the sum of the delays of the parts in series (FF output: clk-to-Q, total combinational logic delay, FF input: setup time), plus some extra for worst case clock skew ("uncertainty").

Summary (cont.)

- 4. CAD algorithms exist for analyzing circuit timing. The algorithms are used as part of logic synthesis to help the tool achieve a timing target. Also, standalone tools exist to analyze circuit timing at various abstraction levels: post synthesis gate (or LUT) netlist, placed and routed, physical layout.
 - a. Static analysis traces paths through the circuit estimating the delay. Limitations are that real delay is data dependent (due to gate level behavior and because of logic "masking"). Therefore static tools need to be pessimistic.
 - b. Simulators often include timing information so that actual delays can be reported based on real data patterns. Of course, accuracy is limited by the accuracy of the models used.

Summary (cont.)

- 5. The "knobs" that you can turn as a designer to affect circuit timing:
 - a. IC process. Finer geometry IC processes allow circuits to run faster because for a given voltage smaller transistors conduct more current.
 - b. IC layout. Layouts can be compressed to minimize wiring capacitance. Transistor "folding" can reduce transistor capacitances for a given performance. (Although modern processes have stringent constraints on layout styles)
 - c. Transistor-level circuits. Transistors can be sized to minimize delay. In special cases (RAM arrays for instance) special precharge circuits and "sense amplifiers" can speed signal transmission.

Summary (cont.)

- 5. The "knobs" that you can turn as a designer to affect circuit timing (cont):
 - a. Combinational logic circuit level. Logic factoring (2-level versus multi-level). Reduction tree balancing. Alternative arithmetic structures (adder example) These are some combination of the logic synthesis tools and designer.
 - b. Synchronous digital system level. Retiming and pipeling can shorten the critical path.
 - c. As an FPGA designer: part choice, turn knobs on tools to trade performance for area, optimize Verilog RTL (micro-architecture, sub-circuit architecture)