## <u>EECS150 - Digital Design</u> <u>Lecture 18 - Counters</u>

#### March 14, 2012 John Wawrzynek

#### <u>Counters</u>

- Special sequential circuits (FSMs) that repeatedly sequence through a set of outputs.
- Examples:
  - binary counter: 000,001,010,011,100,101,110,111,000,
  - gray code counter: 000, 010, 110, 100, 101, 111, 011, 001, 000, 010, 110, ...
  - one-hot counter: 0001, 0010, 0100, 1000, 0001, 0010, ...
  - BCD counter: 0000, 0001, 0010, ..., 1001, 0000, 0001
  - pseudo-random sequence generators: 10, 01, 00, 11, 10, 01, 00, ...
- Moore machines with "ring" structure in State Transition Diagram:



# What are they used?

- Counters are commonly used in hardware designs because most (if not all) computations that we put into hardware include iteration (looping). Examples:
  - Shift-and-add multiplication scheme.
  - Bit serial communication circuits (must count one "words worth" of serial bits.
- Other uses for counter:
  - Clock divider circuits

- Systematic inspection of data-structures
  - Example: Network packet parser/filter control.
- Counters simplify "controller" design by:
  - providing a specific number of cycles of action,
  - sometimes used with a decoder to generate a sequence of timed control signals.
  - Consider using a counter when many FSM states with few branches.

## **Controller using Counters**

 Example, Bit-serial multiplier (n<sup>2</sup> cycles, one bit of result per n cycles):



### <u>Controller using Counters</u>

- **State Transition Diagram:** ٠
  - Assume presence of two binary counters. An "i" counter for the outer loop and "j" counter for inner loop.



**TC** is asserted when the counter reaches it maximum count value. CE is "count enable". The counter increments its value on the rising edge of the clock if CE is asserted.

EECS150 - Lec18-counters

OUTER

<outer contol>

 $CE_i, \overline{CE}_i$ 

RST

Spring 2012

 $\overline{CE}_{i}, CE_{i}$ 

TC<sub>i</sub>

### **Controller using Counters**

• Controller circuit implementation:



• Outputs:



shiftA = 
$$q_1$$
  
shiftB =  $q_2$   
shiftLOW =  $q_2$   
shiftHI =  $q_1 + q_2$   
reset =  $q_2$   
selectSUM =  $q_1$ 

# How do we design counters?

 For binary counters (most common case) incrementer circuit would work:



- In Verilog, a counter is specified as: x = x+1;
  - This does not imply an adder
  - An incrementer is simpler than an adder
  - And a counter might be simpler yet.
- In general, the best way to understand counter design is to think of them as FSMs, and follow general procedure, however some special cases can be optimized.

## Synchronous Counters

All outputs change with clock edge.

Binary Counter Design: c b a | c<sup>+</sup> b<sup>+</sup> a<sup>+</sup> ٠ Ω 0 a+ = a' Start with 3-bit version and 0 1 0 1 0  $b^+ = a \oplus b$ 1 0 0 1 0 generalize: 11100 1 0 0 0 1 0  $c^+ = abc' + a'b'c + ab'c + a'bc$ 0 1 1 1 0 = a'c + abc' + b'c10111 1 = c(a'+b') + c'(ab)1 0 0 0 1 1 = c(ab)' + c'(ab)



EECS150 - Lec18-counters

 $= c \oplus ab$ 

## Synchronous Counters

- How do we extend to n-bits?
- Extrapolate  $c^+$ :  $d^+ = d \oplus abc$ ,  $e^+ = e \oplus abcd$



• Has difficulty scaling (AND gate inputs grow with n)



- CE is "count enable", allows external control of counting,
- TC is "terminal count", is asserted on highest value, allows cascading, external sensing of occurrence of max value. Spring 2012
   EECS150 - Lec18-counters

#### Synchronous Counters



- How does this one scale?
- $\ensuremath{\mathfrak{S}}$  Delay grows  $\alpha$  n

- Generation of TC signals very similar to generation of carry signals in adder.
- "Parallel Prefix" circuit reduces delay:







Fig. 6-13 4-Bit Up-Down Binary Counter

### Odd Counts

- Extra combinational logic can be added to terminate count before max value is reached:
- Example: count to 12



= 11 ?

• Alternative:



### **Ring Counters**

"one-hot" counters
0001, 0010, 0100, 1000, 0001, ...
What are these good for?



"Self-starting" version:



#### Johnson Counter



(a) Four-stage switch-tail ring counter

Sequence number	Flip-flop outputs				AND gate required
	$\overline{A}$	В	С	E	for output
1	0	0	0	0	A'E'
2	1	0	0	0	AB'
3	1	1	0	0	BC'
4	1	1	1	0	CE'
5	1	1	1	1	AE
6	0	1	1	1	A'B
7	0	0	1	1	B'C
8	0	0	0	1	C'E

(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

## Asynchronous "Ripple" counters

