Outline

4/10/97


Click here to start


Table of Contents

Outline

Outline

Role of Don't-Cares in Logic Synthesis

Role of Don't-Cares in Logic Synthesis

Role of Don't-Cares in Logic Synthesis

Fault Excitation

Fault Models

Fault Propagation

Optimality & Redundancy in Combinational Logic

Path-Oriented DEcision Making [Goel, 1981]

Cover Extraction

Testability and Logic Synthesis

Test Generation for Finite-State Machines

Finite-State Machines

Finite-State Machines

Example Finite-State Machine: State Transition Diagram

Example Finite-State Machine: Encoded States

State Assignment

Example Finite-State Machine: Next-State Logic

Mealy Machine at Time tn

Finite-State Machine as Iterated Array

Ideal Iterated Array

Sequential Circuits: Controllability & Observability

Scan Design

Synthesis Procedure for Fully-Testable Non-Scan Finite-State Machine (Devadas, et.al. 1988)

Synthesis Procedure for Fully-Testable Non-Scan Finite-State Machines

Cascaded Finite-State Machines

Coupled Finite-State Machines

Example FSMs

Constrained State Assignment (single cones)

Constrained State Assignment (single cones)

Effect of Gate Duplication in Standard-Cell Layout

Example Finite-State Machine with Fault ?

Example Finite-State Machine Effect of Fault ?

Example Finite-State Machine with Fault ?

Example Finite-State Machine Effect of Fault ?

Use of Extended Don't-Care Set to Guarantee Testability (Devadas & Keutzer, '90)

Example FSMs

Results of Synthesis Procedure

Results Using Extended Don't-Care Sets During Synthesis

Test Procedure: Scan

Test Procedure: Non-Scan

What About Testing Time? (Ghosh et. al. 1989)

Viterbi Chip

What About Testing Time?

A Revolution in Test in the Late 1990s?

Synthesis-Directed Sequential Test

Synthesis-Directed Sequential Test

Email: rnewton@ic.eecs.berkeley.edu

Home Page: http://www-inst.eecs.Berkeley.edu/~cs150