Table of ContentsOutline Asynchronous Circuits (Feedback Sequential Circuits) Asynchronous Circuits D Latch Example D Latch Example: Transition Table D Latch Example: State Table Transition Table Total State D Latch Example: Output Equations Races Analysis Example: Positive Edge-Triggered D Flip-Flop Transition Table for D Flip-Flop State and Output Table for D Flip-Flop Flow and Output Table for the D Flip-Flop Example: After State Reduction and Merging Example: States Labelled in Terms of Internal States Example: Race-Free State Assignment Example: Critical-Race-Free State Assignment Critical-Race-Free State Assignment via Shared-Row Assignments Shared Row Assignment Steps to Asynchronous FSM Design Design Example 1: Word Problem Derivation of Primitive Flow Table: Cont. Derivation of Primitive Flow Table: Cont. Design Example 2: Word Problem Derivation of Primitive Flow Table: Cont. Derivation of Primitive Flow Table: Cont. Steps to Asynchronous FSM Design Minimum-Row Primitive Flow Table: Eliminate Redundant Stable Total States Removal of Redundant States: Example Removal of Redundant States: Example Steps to Asynchronous FSM Design Conversion to Mealy Form for Merging: Example 1 Create Merger Diagram Example 1: After Merging Conversion to Mealy Form for Merging: Example 2 Create Merger Diagram: Example 2 Steps to Asynchronous FSM Design Example 1: States Labelled in Terms of Internal States Example: Race-Free State Assignment Example: Critical-Race-Free State Assignment General Approach: Critical-Race-Free State Assignment via Shared-Row Assignments Shared Row Assignment Steps to Asynchronous FSM Design Completion of the Output Table Steps to Asynchronous FSM Design |
Email: rnewton@ic.eecs.berkeley.edu
Home Page: http://www-inst.eecs.Berkeley.edu/~cs150 |