

```
type reg_type is record
    irq      : std_logic;
    pend     : std_logic_vector(0 to 7);
    mask     : std_logic_vector(0 to 7);
end record;

signal r, rin : reg_type;
```