# CS 152: Computer Architecture and Engineering CS 252: Graduate Computer Architecture

## Midterm #2 April 17th, 2019 Professor Krste Asanović

Name:_	
SID:	
I am	taking CS152 / CS252
	(circle one)

# This is a closed book, closed notes exam. 80 Minutes, 19 pages.

### Notes:

- Not all questions are of equal difficulty, so look over the entire exam!
- Please carefully state any assumptions you make.
- Please write your name on every page in the exam.
- Do not discuss the exam with other students who haven't taken the exam.
- If you have inadvertently been exposed to an exam prior to taking it, you must tell the instructor or TA.
- You will receive no credit for selecting multiple-choice answers without giving explanations if the instructions ask you to explain your choice.

Question	CS152 Point Value	CS252 Point Value
1	20	16
2	20	
3	20	20
4	20	20
Grad Supplement		20
TOTAL	80	76

## **Problem 1: Vector Machines and Company**

Multiple choice: Check one unless otherwise noted

A) (1 Point)	What sort of parallelism	do vector machines prin	marily exploit?
	[ ] ILP	[ ] DLP	[ ] TLP
	What architectural featur processor (e.g. x86 server		n are present in a modern, hat apply).
[ ] SIMD [	] Multi-threading [ ]	Superscalar Execution	[ ] VLIW [ ] Pipelining
C) (1 Point) element control l	Which technique do both hazards?	GPUs and vector mach	nines use to remove per-
[ ] Pred	ication [ ] '	Γrace Scheduling	[ ] Branch Prediction
,			e of a traditional vector itecture (e.g. Intel AVX)? Give

E) (12 points for 152, 8 points for 252) Vectorize the following double-precision C code using the RISC-V vector specification described in lab 4. See appendix A for the vector instruction set listing.

```
for (i = 0; i < N; i++) {
    D[i] = A[i] + B[i] * C[i];
}</pre>
```

#### Assume:

- Vector registers v0 v8 have been configured to hold vectors of double-precision floats.
- Register a0 holds an integer N; a1 a4 hold double\* A, B, C and D, respectively.
- A, B, C, and D do not overlap.
- Feel free to use registers a5 a7 to hold scalar values **n**

stripmine_loop:						
#	Your	code	begins			

br	ne			 stripmi	ne_l	.oop
#	Your	code	ends			

F) (2 points) Name a vector-specific microarchitectural technique one could apply to improve throughput on the code above.

### **Problem 2: VLIW**

In this problem, we will optimize a vector-vector add kernel for a VLIW machine.

```
// C implementation
void vvadd(double restrict *A,
           double restrict *B,
           double restrict *C,
           int n)
  for (int i = 0; i < n; i++)
    C[i] = A[i] + B[i];
# Naive RISC-V implementation
# t0: i, a0: A, a1: B, a2: C, a3: n
\# Assume n > 0, t0 = 0
loop:
       fld
              f0, 0(a0)
              f1, 0(a1)
       fld
       fadd.d f0, f0, f1
       fsd
              f0, 0(a2)
       addi
              a0, a0, 0x8
              a1, a1, 0x8
       addi
       addi
              a2, a2, 0x8
       addi
              t0, t0, 0x1
              t0, a3, loop
       bne
done:
       jr
              ra
```

The program will be mapped to a VLIW machine with the following specs:

- Two ALU units with one-cycle latency; ALU1 is used for branches
- One fully-pipelined load unit with a two-cycle latency
- One fully-pipelined store unit. For this question, ignore the latency of memory-memory dependencies and assume C does not overlap with A or B.
- One fully-pipelined FPU with a three-latency
- There are no interlocks, and all latencies are explicitly exposed in the ISA

### Assumptions:

- Register t0 is initialized to zero before the start of your code, and n > 0.
- There are no exceptions or interrupts in the execution of the program.
- You may assume that n is a very large number.

A) (8 points, 152 ONLY) Schedule the algorithm on the VLIW machine without unrolling or software pipelining. Try to minimize the number of cycles, but prioritize correctness!

Label	ALU1	ALU2	Load	Store	FP
init:	beq a3, r0, done	addi t0, r0, 0			


B) (12 points, 152 ONLY) Schedule the algorithm on the VLIW machine using software pipelining (you do not need to unroll the loop). Try to minimize the number of cycles, but prioritize correctness!

Label	ALU1	ALU2	Load	Store	FP
init:	beq a3, r0, done	addi t0, r0, 0			

### **Problem 3: Unified Physical Register File Out-of-Order Machines**

Throughout this question, assume the following machine specifications:

Front-end Back-end



- The machine can fetch, dispatch, issue, and commit at most one instruction per cycle.
- The processor runs the RISC-V instruction set with the F and D extensions.
- Assume every load hits in the single-cycle-hit L1 D\$ (indicated as DC in the pipeline).
- Register renaming follows the Unified Physical Register File scheme.
- Unless otherwise directed, assume there are no bypass paths for data.
- Instructions are written into the ROB at the end of the DEC/REN1 stage.
- Instructions are written into the issue window at the end of the REN2/DIS stage.
- Instructions are released from the issue window in the ISS stage.
- Commit is handled by a decoupled unit that looks at the ROB entries.
- Jump instructions issue and complete immediately on the same cycle that they dispatch.
- Assume all jump targets are perfectly predicted.
- Instructions may issue as soon as the same cycle that the writer of their last outstanding operand is in the writeback stage.
- Ignore structural hazards on the register file ports
- Each functional unit has its own issue window, separate from the ROB

## Multiple Choice (mark ALL that apply!)

A) (2 points) Which of the following fields are part of an issue window entry in this machine
Physical destination register
Architectural destination register
Last physical destination register
Source present bits
Operand physical register specifiers
Operand data
A flag to mark if the instruction has caused an exception
B) (1 point) An instruction in an issue window is guaranteed to also be in the ROB.  [ ] True [ ] False
C) (1 point) An instruction in the ROB is guaranteed to also be in an issue window.  [ ] True [ ] False
D) (1 point) An instruction enters the issue window in what phase of execution?
[ ] Dispatch [ ] Issue [ ] Fetch
E) (1 point) In a data-in-ROB design, which of the following acts as a source for operands?
[ ] Architectural register file
[ ] Physical register file
[ ] ROB

F) (14 points) Consider the following code sequence that begins at address 0x00010000

```
loop:
       fld
              f0, 0(a0)
       fld
              f1, 0(a1)
       fadd.d f0, f0, f1
              f0, 0(a2)
       fsd
              a0, a0, 0x8
       addi
              a1, a1, 0x8
       addi
              a2, a2, 0x8
       addi
              t0, t0, 0x1
       addi
              t0, a3, loop
       bne
```

Assume that the machine enters this loop with all instructions fetched, zero valid entries in the ROB, and the following initial rename table and free list contents before the first fld enters the ROB. Dequeue free list entries from the top.

Unused architectural registers are omitted from the rename table for clarity.

Arch. register	Phys. register
a0	p1
a1	p5
a2	p33
t3	p17
t0	p41
f0	p62
f1	p28

Free List
p4 p55 p18 p30 p39 p11 p59 p60

Now consider the case in which the fsd takes an exception. Fill in the following table which describes the execution of each instruction) for eight instructions, beginning with the first fld. In the "Time" columns, fill in the cycles in which the instruction dispatches, issues, completes, and commits (if it commits), respectively.

PC	Phy	Physical Register Specifiers			Cycle #			
PC	PRd	LPRd	PR1	PR2	Dispatch	Issue	Complete	Commit
0x00010000								
0x00010004								
0x00010008								
0x0001000C								
0x00010010								
0x00010014								
0x00010018								
0x0001001C								

### **Problem 4: Branch Prediction**

A) (1 Point) Which of the following language-level constructs are typically compiled to use register indirect jumps? Check all that apply.

[ ] Case statements[ ] Subroutine returns[ ] Dynamically dispatched function calls

B) (1 Point) How many bits of global history are required to perfectly predict the direction of the branch at label F? Check one answer.

if (a == 2)	// A	A:	li	t0,	0x2	
b = a;	// B		beq	a0,	t0,	С
if (b > c) {	// C	В:	mv	a1,	a0	
d = 0;	// D	C:	blt	a1,	a2,	E
} else {		D:	li	a3,	0x0	
d = 1;	// E		j	F		
}		E:	li	a3,	0x1	
if (d != 0)	// F	F:	beq	a3,	r0,	H
e = 0;	// G	G:	li	a4,	0x0	
	// H	Н:				

[]0 []1 []2 []3

C) (2 Points) Why don't machines speculatively execute down both branch directions?

For the remainder of this problem, we'll consider the following code, which counts the number of false to true transitions in an array of C booleans.

### These code listings are provided in appendix B.

```
bool array[N] = {...};
int posedge = 0;
for (int i = 1; i < N; i++) {
  if (array[i] && !array[i-1])
     posedge++;
}</pre>
```

Specifically, we'll consider the following assembly implementation of the loop above.

```
// a0 holds N
// a1 holds array
      li
              a2, 0
                            // Initialize posedge
              a3, a1, a0
                            // Set up loop bound
      add
loop:
              a1, a1, 1
                            // Bump pointer
      addi
     bge
              al, a3, done // Check loop condition
      lbu
              a4, 0(a1)
                            // Load current element (array[i])
                            // Load previous element (array[i-1])
      lbu
              a5, -1(a1)
                            // Set a4 to 1 if nonzero, else zero a4
              a4, x0, a4
      sltu
     bgeu
              a5, a4, loop // Branch if not posedge (prev nonzero or equal)
      addi
              a2, a2, 1
                            // Increment posedge
      j loop
done:
```

### D) (7 points) Branch History Table (BHT)

The processor that this code runs on uses a 512-entry branch history table (BHT), indexed by PC [10:2]. Each entry in the BHT contains a 2-bit counter, initialized to the 10 state (weakly taken).

Each 2-bit counter works as follows: the state of the 2-bit counter decides whether the branch is predicted taken or not taken, as shown in the table below. If the branch is actually taken, the counter is incremented (e.g., state 00 becomes state 01). If the branch is not taken, the counter is decremented. The counter saturates at 00 and 11 (a not-taken branch while in the 00 state keeps the 2-bit counter in the 00 state)

State	Prediction		
00	Not taken		
01	Not taken		
10	Taken		
11	Taken		

Assuming array =  $\{0,1,0,1,0,1,0\}$ , fill out the following tables. Each table corresponds to one branch and their respective BHT entries. Each row corresponds to one execution of the branch. Fill it out as follows:

- For the **Prediction** column: use **T** for Taken and **NT** for Not Taken
- For the Correct column: use Y to indicate a correct prediction and, N for incorrect
- For the **State** column: write the state of the entry on that cycle {00, 01, 10, 11}

Finally, fill out the total number of correct predictions in the boxes at the bottom of the table. The first two branches have been filled out for you.

bge (loop condition)			
State	Prediction	Correct?	
	(T / NT)	(Y / N)	
10	Т	N	
01			
Total			

bgeu (skip condition)				
State	Prediction	Correct?		
	(T / NT)	(Y / N)		
10	Т	N		
01				
Total	Total Correct:			

one of four BHTs		e structure as the B	ranch history which which the second range of	
		(	Correlation	
that the input arra entries of the pre- leave it blank. H	ay's values alternate dictor that could be	e every element (i.e indexed by the two predictor over the e		e the final state of all ry is never indexed,
Assume:				
_	al history register is entries are initially	•	e LSB indicating the as in part E	e most recent branch
BHT Entry	BHT 0	BHT 1	BHT 2	BHT 3
bge (loop)				
bgeu (skip)				
Prediction accur	racy:	2/0		

### **Appendix A: Vector Architecture for Question 1**

This instruction listing is identical to lab 4's but with a setvl instruction that has identical semantics to the preprocessor macro provided in lab 4. This instruction first sets VL to *min(maximum vector length, rs1)*; and then returns the new VL.

### Notes:

- Omitting the final vector mask (vm) argument to all instructions is legal, and treats all elements i < VL as active.

elements $t \leq VL$ as active.	
Instruction	Operation
setvl rd, rs1	VL := min(MVL, rs1); (rd) := VL
vld vd, offset(rs1), vm	vd[i] := mem[(rs1) + offset + i]
vst vs3, offset(rs1), vm	mem[(rs1) + offset + i] := vs3[i]
vlds vd, offset(rs1), rs2, vm	vd[i] := mem[(rs1) + offset + i * rs2]
vsts vs3, offset(rs1), rs2, vm	mem[rs1 + offset + i * (rs2)] := vs3[i]
vldx vd, offset(rs1), vs2, vm	vd[i] := mem[(rs1) + offset + vs2[i]]
vstx vs3, offset(rs1), vs2, vm	mem[(rs1) + offset + vs2[i]] := vs3[i]
vadd vd, vs1, vs2, vm	vd[i] := vs1[i] + vs2[i]
vsub vd, vs1, vs2, vm	vd[i] := vs1[i] - vs2[i]
vmul vd, vs1, vs2, vm	vd[i] := vs1[i] * vs2[i]
vdiv vd, vs1, vs2, vm	vd[i] := vs1[i] / vs2[i]
vrem vd, vs1, vs2, vm	vd[i] := vs1[i] % vs2[i]
vmax vd, vs1, vs2, vm	vd[i] := max(vs1[i], vs2[i])
vmin vd, vs1, vs2, vm	vd[i] := min(vs1[i], vs2[i])
vsl vd, vs1, vs2, vm	vd[i] := vs1[i] << vs2[i]
vsr vd, vs1, vs2, vm	vd[i] := vs1[i] >> vs2[i]
vseq vd, vs1, vs2, vm	vd[i] := vs1[i] == vs2[i] ? 1 : 0
vsne vd, vs1, vs2, vm	vd[i] := vs1[i] != vs2[i] ? 1 : 0
vslt vd, vs1, vs2, vm	vd[i] := vs1[i] < vs2[i] ? 1 : 0
vsge vd, vs1, vs2, vm	vd[i] := vs1[i] >= vs2[i] ? 1 : 0
vaddi vd, vs1, imm, vm	vd[i] := vs1[i] + imm
vsli vd, vs1, imm, vm	vd[i] := vs1[i] << imm
vsri vd, vs1, imm, vm	vd[i] := vs1[i] >> imm
vmadd vd, vs1, vs2, vs3, vm	vd[i] := vs1[i] * vs2[i] + vs3[i]
vmsub vd, vs1, vs2, vs3, vm	vd[i] := vs1[i] * vs2[i] - vs3[i]
vnmadd vd, vs1, vs2, vs3, vm	vd[i] := -(vs1[i] * vs2[i] + vs3[i])
vnmsub vd, vs1, vs2, vs3, vm	vd[i] := -(vs1[i] * vs2[i] - vs3[i])
vslide vd, vs1, rs2, vm	$vd[i] := 0 \le (rs2) + i < VL ? vs1[(rs2) + i] : 0$
vinsert vd, vs1, rs2, vm	vd[(rs2)] := (rs1)
vextract rd, vs1, rs2, vm	(rd) := vs1[(rs2)]
vmfirst rd, vs1	(rd) := ([i for i in range(0, VL)
	if LSB(vs1[i]) == 1] + [-1])[0]
vmpop rd, vs1	(rd) := len([i for i in range(0, VL)
	if LSB(vs1[i]) == 1])
vselect vd, vs1, vs2, vm	vd[i] := vs2[i] < VL ? vs1[vs2[i]] : 0
vmerge vd, vs1, vs2, vm	vd[i] := LSB(vm[i]) ? vs2[i] : vs1[i]

### **Appendix B: Code Listings for Question 4**

### C implementation:

```
bool array[N] = {...};
int posedge = 0;
for (int i = 1; i < N; i++) {
  if (array[i] && !array[i-1])
     posedge++;
}</pre>
```

Assembly implementation under consideration.

```
// a0 holds N
// a1 holds array
     li
                    // Initialize posedge
              a2, 0
                           // Set up loop bound
     add
              a3, a1, a0
loop:
     addi
            a1, a1, 1
                           // Bump pointer
              al, a3, done // Check loop condition
     bge
     lbu
              a4, 0(a1)
                           // Load current element (array[i])
     lbu
             a5, -1(a1) // Load previous element (array[i-1])
             a4, x0, a4
                          // Set a4 to 1 if nonzero, else zero a4
     sltu
              a5, a4, loop // Branch if not posedge (prev nonzero or equal)
     bgeu
     addi
              a2, a2, 1
                           // Increment posedge
     j loop
done:
```

Reference input: {0, 1, 0, 1, 0, 1, 0}

BHT entry state table and predictions.

State	Prediction		
00	Not taken		
01	Not taken		
10	Taken		
11	Taken		