# **CS162 Operating Systems and** Systems Programming Lecture 14

# Caching and **Demand Paging**

October 20, 2010 Prof. John Kubiatowicz http://inst.eecs.berkeley.edu/~cs162

## **Review: A Summary on Sources of Cache Misses**

- · Compulsory (cold start): first reference to a block
  - "Cold" fact of life: not a whole lot you can do about it
  - Note: When running "billions" of instruction, Compulsory Misses are insignificant
- Capacity:
  - Cache cannot contain all blocks access by the program
  - Solution: increase cache size
- Conflict (collision):
  - Multiple memory locations mapped to same cache location
  - Solutions: increase cache size, or increase associativity
- Two others:
  - Coherence (Invalidation): other process (e.g., I/O) updates memory
  - Policy: Due to non-optimal replacement policy

#### 10/20/10

#### Lec 14.3

Valid

10/20/10

# **Review: Memory Hierarchy of a Modern Computer System**

- Take advantage of the principle of locality to:
  - Present as much memory as in the cheapest technology
  - Provide access at speed offered by the fastest technology





Cache Block

## **Review:** Set Associative Cache

Hit

Lec 14.4



Lec 14.7

10/20/10



## What Actually Happens on a TLB Miss?

#### • Hardware traversed page tables:

- On TLB miss, hardware in MMU looks at current page table to fill TLB (may walk multiple levels)
  - » If PTE valid, hardware fills TLB and processor never knows
  - » If PTE marked as invalid, causes Page Fault, after which kernel decides what to do afterwards
- Software traversed Page tables (like MIPS)
  - On TLB miss, processor receives TLB fault
  - Kernel traverses page table to find PTE
    - » If PTE valid, fills TLB and returns from fault
    - » If PTE marked as invalid, internally calls Page Fault handler
- Most chip sets provide hardware traversal
  - Modern operating systems tend to have more TLB faults since they use translation for many things
  - Examples:
    - » shared segments
    - » user-level portions of an operating system

# What happens on a Context Switch?

- Need to do something, since TLBs map virtual addresses to physical addresses
  - Address Space just changed, so TLB entries no longer valid!
- Options?
  - Invalidate TLB: simple but might be expensive
    - » What if switching frequently between processes?
  - Include ProcessID in TLB
    - » This is an architectural solution: needs hardware
- What if translation tables change?
  - For example, to move page from memory to disk or vice versa...
  - Must invalidate TLB entry!
    - » Otherwise, might think that page is still in memory!

10/20/10



## Example: R3000 pipeline includes TLB "stages"

#### MIPS R3000 Pipeline

Inst Fetch		Dcd/ Reg		ALU	/ E.A	Memory	Write Reg		
TLB	I-Cac	I-Cache		Oper	ation		WB		
				E.A.	TLB	D-Cache			

#### TLB

64 entry, on-chip, fully associative, software TLB fault handler

Virtual Address Space



# Overlapping TLB & Cache Access

• Here is how this might work with a 4K cache:



- Another option: Virtual Caches
  - Tags in cache are virtual addresses
  - Translation only happens on cache misses

### Reducing translation time further

• As described, TLB lookup is in serial with cache lookup:



- Machines with TLBs go one step further: they overlap TLB lookup with cache access.
  - Works because offset available early

```
10/20/10 Kubiatowicz CS162 ©UCB Fall 2010
```

Lec 14.18

## **Demand Paging**

- Modern programs require a lot of physical memory
   Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
  - 90–10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk





### Demand Paging is Caching

<ul> <li>What is block size?</li> <li>* 1 page</li> <li>What is organization of this cache (i.e. direct-set-associative, fully-associative)?</li> <li>* Fully associative: arbitrary virtual-&gt;physical map</li> <li>How do we find a page in the cache when look for the set of the</li></ul>									
	10/20/10 Kubiatowicz C5162 ©UCB Fall 2010 Lec 14.2								
	Demand Paging Mechanisms         • PTE helps us implement demand paging         - Valid ⇒ Page in memory, PTE points at physical page         - Not Valid ⇒ Page not in memory; use info in PTE to find         it on disk when necessary         • Suppose user references page with invalid PTE?         - Memory Management Unit (MMU) traps to OS								

- » Resulting trap is a "Page Fault"
- What does OS do on a Page Fault?:
  - » Choose an old page to replace
  - » If old page modified ("D=1"), write contents back to disk
  - » Change its PTE and any cached TLB to be invalid
  - » Load new page into memory from disk
  - » Update page table entry, invalidate TLB for new entry
  - » Continue thread from original faulting location
- TLB for new page will be loaded when thread continued!
- While pulling pages off disk for one process, OS runs another process from ready queue

» Suspended process sits on wait queue

Kubiatowicz CS162 ©UCB Fall 2010

Lec 14.23

22

### Software-Loaded TLB

## • MIPS/Nachos TLB is loaded by software

- High TLB hit rate⇒ok to trap to software to fill the TLB, even if slower
- Simpler hardware and added flexibility: software can maintain translation tables in whatever convenient format
- How can a process run without access to page table?
  - Fast path (TLB hit with valid=1):
    - » Translation to physical page done by hardware
  - Slow path (TLB hit with valid=0 or TLB miss) » Hardware receives a "TLB Fault"
  - What does OS do on a TLB Fault?
    - » Traverse page table to find appropriate PTE
    - » If valid=1, load page table entry into TLB, continue thread
    - » If valid=0, perform "Page Fault" detailed previously
    - » Continue thread
- Everything is transparent to the user process:
  - It doesn't know about paging to/from disk
  - It doesn't even know about software TLB handling

```
10/20/10
```

Kubiatowicz CS162 ©UCB Fall 2010

#### Lec 14.25

## **Transparent Exceptions**



- Could we just skip it?
   » No: need to perform load or store after reconnecting physical page
- Hardware must help out by saving:
- Faulting instruction and partial state
   » Need to know which instruction caused fault
   » Is single PC sufficient to identify faulting position????
  - Processor State: sufficient to restart user thread » Save/restore registers, stack, etc
- What if an instruction has side-effects?

10/20/10

Kubiatowicz CS162 ©UCB Fall 2010

Lec 14.26

# Consider weird things that can happen

- What if an instruction has side effects?
  - Options:
    - » Unwind side-effects (easy to restart)
    - » Finish off side-effects (messy!)
  - Example 1: mov (sp)+,10
    - » What if page fault occurs when write to stack pointer?
    - » Did  ${\tt sp}$  get incremented before or after the page fault?
  - Example 2: strcpy (r1), (r2)
    - » Source and destination overlap: can't unwind in principle!
       » IBM S/370 and VAX solution: execute twice once
    - " IBM 3/3/0 and VAN solution: execute twice once read-only
- What about "RISC" processors?
  - For instance delayed branches?
    - » Example: bne somewhere ld r1,(sp)
    - » Precise exception state consists of two PCs: PC and nPC
  - Delayed exceptions:
    - » Example: div r1, r2, r3
       ld r1, (sp)
    - » What if takes many cycles to discover divide by zero,
      - but load has already caused page fault?

### **Precise Exceptions**

- Precise  $\Rightarrow$  state of the machine is preserved as if program executed up to the offending instruction
  - All previous instructions completed
  - Offending instruction and all following instructions act as if they have not even started
  - Same system code will work on different implementations
  - Difficult in the presence of pipelining, out-of-order execution, ...
  - MIPS takes this position
- $\cdot$  Imprecise  $\Rightarrow$  system software has to figure out what is where and put it all back together
- Performance goals often lead designers to forsake precise interrupts
  - system software developers, user, markets etc. usually wish they had not done this
- Modern techniques for out-of-order execution and branch prediction help implement precise interrupts



### Replacement Policies (Con't)

## • LRU (Least Recently Used):

- Replace page that hasn't been used for the longest time
- Programs have locality, so if something not used for a while, unlikely to be used in the near future.
- Seems like LRU should be a good approximation to MIN.
- How to implement LRU? Use a list!



- On each use, remove page from list and place at head
- LRU page is at tail
- Problems with this scheme for paging?
  - Need to know immediately when each page used so that can change position in list...
  - Many instructions for each hardware access
- In practice, people approximate LRU (more later)

```
10/20/10
```

Kubiatowicz CS162 ©UCB Fall 2010

Lec 14.33

## Example: FIFO

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
  - A B C A B D A D B C B
- Consider FIFO Page replacement:

Ref: Page:	A	В	С	A	В	D	A	D	В	С	В
1	A					D				С	
2		В					A				
3			С						В		

### - FIFO: 7 faults.

- When referencing D, replacing A is bad choice, since need A again right away

```
10/20/10
```

10/

Kubiatowicz CS162 ©UCB Fall 2010

Lec 14.34

# Example: MIN

- Suppose we have the same reference stream:
  A B C A B D A D B C B
- Consider MIN Page replacement:



- MIN: 5 faults
- Where will D be brought in? Look for page not referenced farthest in future.
- What will LRU do?
  - Same decisions as MIN here, but won't always be true!

Lec 14.35

# When will LRU perform badly?

- · Consider the following: A B C D A B C D A B C D
- LRU Performs as follows (same as FIFO here):

Ref:	Α	В	С	D	Α	В	С	D	Α	В	С	D
Page:												
1	A			D			С			В		
2		В			A			D			С	
3			С			В			A			D

- Every reference is a page fault!

• MIN Does much better:



#### Summary

- TLB is cache on translations
  - Fully associative to reduce conflicts
  - Can be overlapped with cache access
- Demand Paging:

  - Treat memory as cache on disk
     Cache miss ⇒ get page from disk
- Transparent Level of Indirection
- User program is unaware of activities of OS behind scenes
   Data can be moved without affecting application correctness Software-loaded TLB
  - Fast Path: handled in hardware (TLB hit with valid=1)
  - Slow Path: Trap to software to scan page table
- Precise Exception specifies a single instruction for which:
  - All previous instructions have completed (committed state)
    No following instructions nor actual instruction have started
- Replacement policies

  - FIFO: Place pages on queue, replace page at end MIN: replace page that will be used farthest in future
  - LRU: Replace page that hasn't be used for the longest time

Kubiatowicz CS162 ©UCB Fall 2010

Lec 14.37