Discussion 6: Paging, Caches

October 18, 2023

Contents

	Pag		2
		Concept Check	
		Page Shortage	
	1.3	Demand Pages	4
2	Cac	hes	6
		Translation Trivia	
	2.2	AMAT Calculations	7
	2.3	Associativity Analysis	8
	2.4	Replacement Roulette	8
	2.5	On the Clock	Ć

1 Paging

1.1 Concept Check

1.	If the physical memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
2.	If the physical memory size (in bytes) is doubled, how does the number of entries in the page table change?
3.	If the virtual memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
4.	If the virtual memory size (in bytes) is doubled, how does the number of entries in the page table change?
-	
5.	If the page size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
6.	If the page size (in bytes) is doubled, how does the number of entries in the page table change?
7.	The following table shows the 4 entries in the page table. Recall that the valid bit is 1 if the page is

7. The following table shows the 4 entries in the page table. Recall that the valid bit is 1 if the page is resident in physical memory and 0 if the page is on disk or hasn't been allocated.

Valid Bit	Physical Page Number
0	7
1	9
0	3
1	2

If there are 1024 bytes per page, what is the physical address corresponding to the virtual address 0xF74?

		,

1.2 Page Shortage

Suppose that you have a system with 8-bit virtual memory addresses, 8 pages of virtual memory, and 4 pages of physical memory. Assume memory is byte addressed.

1. How large is each page?



2. Suppose that a program has the following memory allocation and page table.

Memory Segment	Virtual Page Number	Physical Page Number
Code	000	00
Heap	001	10
N/A	010	NULL
N/A	011	NULL
N/A	100	NULL
N/A	101	NULL
N/A	110	NULL
Stack	111	01

What will the page table look like after the following program is run? Page out the least recently used page of memory if a page needs to be allocated when physical memory is full. Assume that both the stack and code are contained in their own single page.

```
int main(void) {
char *args[5];
for (int i = 0; i < 5; i++) {
   args[i] = (char*) malloc(32);
}
return 0;
}</pre>
```

page_shortage.c

David I David	

1.3 Demand Pages

An up-and-coming big data startup has just hired you to help design their new memory system for a byte-addressable system. Suppose the virtual and physical memory address space is 32 bits with a 4KB page size.

1.	Suppose you know that there will only be 4 processes running at the same time, each with a Resident
	Set Size (RSS) of 512MB and a working set size of 256KB. What is the minimum amount of TLB
	entries that your system would need to support to be able to map/cache the working set size for one
	process? What happens if you have more entries? What about if you have fewer entries?

- 2. Suppose you run some benchmarks on the system and you see that the system is utilizing over 99% of its paging disk IO capacity, but only 10% of its CPU. What is a combination of the of disk space and memory size that can cause this to occur? Assume you have TLB entries equal to the answer from the previous part.
- 3. Out of increasing the size of the TLB, adding more disk space, and adding more memory, which one would lead to the largest performance increase and why?

2 Caches

2.1 Translation Trivia

1.	Consider a machine with a physical memory of 8 GB, a page size of 8 KB, and a page table entry size of 4 bytes. How many levels of page tables would be required to map a 46-bit virtual address space if every page table fits into a single page?
2.	List the fields of a page table entry (PTE) in your scheme.
3.	Without a cache or TLB, how many memory operations are required to read or write a single 32-bit word?
4.	With a TLB, how many memory operations can this be reduced to? Best-case scenario? Worst-case scenario?
5.	Consider a machine with a page size of 1024 bytes. There are 8KB of physical memory and 8KB of

5. Consider a machine with a page size of 1024 bytes. There are 8KB of physical memory and 8KB of virtual memory. The TLB is a fully associative cache with space for 4 entries that is currently empty. Assume that the physical page number is always one more than the virtual page number. This is a sequence of memory address accesses for a program we are writing: 0x294, 0xA76, 0x5A4, 0x923, 0xCFF, 0xA12, 0xF9F, 0x392, 0x341.

Here is the current state of the page table.

Valid Bit	Physical Page Number
0	NULL
1	2
0	NULL
0	4
0	5
1	6
1	7
0	NULL

AMAT Calculations me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required famat of 61 ns? Assuming a TLB hit rate of 50%, how does the AMAT of this scenario compare to no TLB?	ſ	equence?
ame you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
ame you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?	l	
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required family AMAT of 61 ns?	l	
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
me you are building a memory scheme with single level page tables. Each main memory access and each TLB access takes 10 ns. Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?		
Assuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for AMAT of 61 ns?	_	AMAT Calculations
AMAT of 61 ns?		e you are building a memory scheme with single level page tables. Each main memory access t
Assuming a TLB hit rate of 50%, how does the AMAT of this scenario compare to no TLB?		nd each TLB access takes 10 ns.
Assuming a TLB hit rate of 50%, how does the AMAT of this scenario compare to no TLB?	s ai	ssuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for
Assuming a TLB hit rate of 50%, how does the AMAT of this scenario compare to no TLB?	ai Ai	ssuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for
	ai Ai	ssuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required for
	A A A	ssuming no page faults (i.e. all virtual memory is resident,) what TLB hit rate is required fo MAT of 61 ns?

Associativity Analysis g data startup has just hired you to help design their new memory system for a byte-addressable systose the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks, would you split a given virtual address into its tag, index, and offset numbers?		
Associativity Analysis g data startup has just hired you to help design their new memory system for a byte-addressable systems to read a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs worse than the direct mapped cache does. What's a possible access pattern that could cause thappen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
g data startup has just hired you to help design their new memory system for a byte-addressable system to be the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.	rate with a l	ookup time of 20 ns. Additionally, the TLB hit rate is now improved to 95%. What is
g data startup has just hired you to help design their new memory system for a byte-addressable system to be the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
g data startup has just hired you to help design their new memory system for a byte-addressable system to be the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
g data startup has just hired you to help design their new memory system for a byte-addressable system to be the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
g data startup has just hired you to help design their new memory system for a byte-addressable system to be the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs a worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
First, you create a direct mapped cache and a fully associative cache of the same size that uses an replacement policy. You run a few tests and realize that the fully associative cache performs worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.	Associat	ivity Analysis
replacement policy. You run a few tests and realize that the fully associative cache performs worse than the direct mapped cache does. What's a possible access pattern that could cause the happen? Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks.		
	replacement worse than t	policy. You run a few tests and realize that the fully associative cache performs m
	, ,	· · · · · · · · · · · · · · · · · · ·
I and the second		

2.4 Replacement Roulette

Assume your program has the following memory access pattern.

A B C D A B D C B A	Α	В	CD	A E	3 D	С	В	A
---------------------	---	---	----	-----	-----	---	---	---

How many misses will you get with FIFO?
How many misses will you get with LRU?
How many misses will you get with MIN?
LRU is an approximation of MIN, which is provably optimal. Why does FIFO still do better in thi case?
If we increase the cache size, are we always guaranteed to get better cache performance? Explain fo FIFO, LRU, and MIN.
On the Clock
Suppose that we have a 10-10-12 virtual address split using a two-level paging scheme. Assume that the physical address is 32-bit as well and PTE is 4 bytes. Show the format of a PTE complete with bits required to support the clock algorithm.

2. Assume that physical memory can hold at most four pages. The program you run has the following memory access pattern.

t												
Page	A	В	С	Α	С	D	В	D	Α	Ε	В	F

What pages remain in memory at the end of the following sequence of page table operations? What are the use bits set to for each of these pages?